Wednesday, 2021-05-26

*** tpb has joined #yosys00:00
*** emeb has left #yosys00:21
*** emeb_mac has joined #yosys00:23
*** miek has left #yosys00:53
*** toshywoshy has joined #yosys01:00
*** toshywoshy has quit IRC01:32
*** toshywoshy has joined #yosys01:32
*** aquijoule_ has joined #yosys02:25
*** aquijoule__ has quit IRC02:27
*** Degi_ has joined #yosys03:28
*** Degi has quit IRC03:29
*** Degi_ is now known as Degi03:29
*** craigo has joined #yosys04:49
*** danvet has joined #yosys04:50
*** craigo has left #yosys05:11
*** vidbina has joined #yosys06:29
*** vidbina has quit IRC06:55
*** emeb_mac has quit IRC07:00
*** attie has joined #yosys07:13
*** vidbina has joined #yosys07:14
*** citypw has joined #yosys07:20
*** ar3itrary has joined #yosys07:59
*** kraiskil has joined #yosys09:16
*** kraiskil has quit IRC09:23
*** nspaced has joined #yosys09:40
*** nspaced has quit IRC09:41
*** knielsen has left #yosys10:31
*** gruetzkopf has left #yosys10:53
*** Ultrasauce has quit IRC11:06
*** vidbina has quit IRC11:10
*** vidbina has joined #yosys11:13
*** vidbina has quit IRC11:23
*** Sarayan has left #yosys11:27
*** Degi has quit IRC11:45
*** vidbina has joined #yosys12:15
*** TheLemonMan has joined #yosys12:44
*** emeb_mac has joined #yosys12:48
*** GenTooMan has left #yosys13:00
*** emeb_mac has quit IRC13:03
*** emeb_mac has joined #yosys13:18
*** citypw has quit IRC13:45
*** vidbina has quit IRC13:58
*** vidbina has joined #yosys13:59
*** vidbina has quit IRC14:41
*** vidbina has joined #yosys15:08
*** vidbina has quit IRC15:26
*** vidbina has joined #yosys15:28
*** vup has left #yosys15:49
*** kmehall has quit IRC15:50
*** vidbina has quit IRC16:11
*** vidbina has joined #yosys16:13
*** philtor has joined #yosys16:24
philtorare there plans for moving this channel?16:24
proteusguylet's not move it please. keep the community intact.16:25
mwkalright, so for an announcement16:26
*** promach3 has joined #yosys16:26
mwkthere is now an official (registered by the yosys team) #yosys channel on libera.chat, so please consider moving there16:27
philtorhas a #yosys channel been setup on libera16:27
philtor?16:27
mwk... I just said exactly that, yes16:27
philtorthanks.16:28
mwkgiven that this channel here has never been officially registered by the dev team, I cannot exactly consider it the "successor" nor change the topic here16:28
balrogmwk: seems no one owns it16:28
mwkby former freenode rules, we should be the ones to own it if we so choose, but I suppose the rules no longer apply on this network16:29
philtorfreenode is burning up on re-entry16:30
mwkand I don't want to bother trying to go through the group registration process on this trainwreck of an irc network16:31
philtorFor those looking for some help moving over: https://libera.chat/guides/connect16:32
tpbTitle: Connecting to Libera.Chat | Libera Chat (at libera.chat)16:32
*** tnt has left #yosys16:32
promach3philtor: what about for Matrix client user ?16:36
mwkI'm afraid we'll have to endure some chaos until the new matrix bridge is set up16:37
mwkgiven the recent events, I think it's going to be a high priority for everyone involved16:37
mwkgive them a few days16:37
philtorpromach3: other channels facing this as well - there is a #libera-matrix channel for help16:38
promach3#libera-matrix channel does not exist16:40
mwkit does, on libera16:41
mwkwhich... I suppose is not exactly helpful if you can't connect in the first place16:41
promach3oh okay16:41
promach3mwk: could I still ask some technical questions here ?16:41
mwkonce again, I have no power over this channel16:42
* promach3 uploaded an image: (249KiB) < https://matrix.org/_matrix/media/r0/download/matrix.org/AvkGdyFBxnKMILAxRhSWkMhY/image.png >16:42
promach3May I know why am I having `ERROR: Assert `ifdef_already_satisfied' failed in frontends/verilog/preproc.cc:758` ?16:43
mwkhuh.16:43
mwkthat one sounds like a verilog preprocessor bug on our side16:43
mwkdo you have a link to some reproducible testcase?16:44
mwkpromach3: also could you try updating your yosys? I don't even see an assert on that line in current master16:47
mwk... or any assert involving ifdef_already_satisfied, for that matter; I think it's a bug that I fixed some time ago16:47
promach3mwk: let me update yosys from git16:55
*** citypw has joined #yosys17:24
*** bluesceada has quit IRC17:25
*** bluesceada has joined #yosys17:27
*** vidbina has quit IRC17:29
*** vidbina has joined #yosys17:31
*** kraiskil has joined #yosys17:46
*** vidbina has quit IRC17:47
*** citypw has quit IRC17:49
*** phantomcircuit has left #yosys17:55
*** Ekho has left #yosys18:00
promach3mwk: using latest yosys git solved the issue18:05
promach3however, I have some TOK_REAL error18:05
* promach3 uploaded an image: (252KiB) < https://matrix.org/_matrix/media/r0/download/matrix.org/OPHzZxsHPsRZlehDondtyxYC/image.png >18:05
mwkpromach3: *sigh*18:06
mwkcould you, you know, do some own research on the issue you're reporting?18:07
mwkor, when failing to do so, at least include the failing line, whose line number you highlighted, in the screenshot?18:07
mwkor better yet, use a pastebin service instead of a screenshot?18:08
promach3mwk: https://github.com/promach/DDR/blob/main/2048Mb_ddr3_parameters.vh#L66018:09
mwk... okay that's going to be a fun one18:11
mwkfrontend bug, perhaps18:11
mwkit's one of those sad moments when I have to open up the verilog standard to see what even should be happening in this case18:12
*** buhman has left #yosys18:15
mwkwelp18:17
mwksorry to say this, but it seems that real arguments/returns for tasks and functions are just not supported in yosys at this point18:18
mwkand it's not a trivial change to add this18:18
promach3ok18:25
*** ZipCPU has quit IRC18:25
promach3mwk: I am a bit confused,  `valid_cl`  is not of type 'real'18:29
mwkpromach3: the error is on line 66918:30
*** ZipCPU has joined #yosys18:31
*** ZipCPU has quit IRC18:33
*** ZipCPU has joined #yosys18:34
promach3I changed that to `int` , and that error is gone18:34
promach3mwk:18:34
promach3besides, it seems that yosys also does not have support for `time` as well18:36
gatecatI don't think `time` makes much sense in a synthesis context?18:38
gatecatI suppose a notional `time` incrementing by 1 every solver timestep might make sense for formal18:39
mwkcorrect, no support for time18:44
mwktime... well, time would at least be a notionally simple thing to support18:45
mwkit's just a uint64_t with a different name18:45
mwkor an int64_t, I forget18:45
gatecatoh, oops, I was thinking of $time as opposed to time as a data type18:52
*** emeb_mac has joined #yosys19:08
*** kraiskil has quit IRC19:23
*** _filt3r_ has quit IRC19:31
*** TheLemonMan has quit IRC19:48
*** adamhorden has quit IRC20:54
*** adamhorden has joined #yosys20:55
*** gmc has quit IRC20:55
*** mwk has quit IRC20:55
*** mwk has joined #yosys20:56
*** gmc has joined #yosys20:57
*** danvet has quit IRC21:32
*** show has left #yosys21:35
*** philtor has left #yosys21:37
*** Max-P has left #yosys21:55
*** bzztploink has quit IRC23:53
*** bzztploink has joined #yosys23:59

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!