| *** tpb has joined #yosys | 00:00 | |
| *** lf has quit IRC | 00:44 | |
| *** lf has joined #yosys | 00:44 | |
| *** emeb has quit IRC | 00:50 | |
| *** Degi_ has joined #yosys | 02:42 | |
| *** Degi has quit IRC | 02:44 | |
| *** Degi_ is now known as Degi | 02:44 | |
| *** danvet has joined #yosys | 05:12 | |
| *** kraiskil has joined #yosys | 05:51 | |
| *** kraiskil has quit IRC | 06:04 | |
| *** donn__ has quit IRC | 06:18 | |
| *** tmiw_ is now known as tmiw | 06:28 | |
| *** kraiskil has joined #yosys | 06:56 | |
| *** kraiskil has quit IRC | 07:09 | |
| *** acomodi has joined #yosys | 08:36 | |
| *** kraiskil has joined #yosys | 08:43 | |
| *** dxld has quit IRC | 09:00 | |
| *** kraiskil has quit IRC | 09:14 | |
| *** kraiskil has joined #yosys | 09:33 | |
| *** s_frit has quit IRC | 09:41 | |
| *** s_frit has joined #yosys | 09:42 | |
| *** vidbina has joined #yosys | 09:49 | |
| *** kraiskil has quit IRC | 09:50 | |
| *** jakobwenzel1 has joined #yosys | 10:02 | |
| *** acomodi has quit IRC | 10:45 | |
| *** develonepi3 has joined #yosys | 12:56 | |
| *** vidbina has quit IRC | 13:03 | |
| *** vidbina has joined #yosys | 13:07 | |
| *** kraiskil has joined #yosys | 13:12 | |
| *** kraiskil has quit IRC | 13:17 | |
| *** rrika_ has joined #yosys | 13:26 | |
| *** pepijndevos_ has joined #yosys | 13:33 | |
| *** pepijndevos has quit IRC | 13:33 | |
| *** rrika has quit IRC | 13:33 | |
| *** blunaxela has quit IRC | 13:33 | |
| *** kraiskil has joined #yosys | 13:44 | |
| *** kraiskil has quit IRC | 13:52 | |
| *** vidbina has quit IRC | 14:04 | |
| *** vidbina has joined #yosys | 14:27 | |
| *** roamingr1 has quit IRC | 14:50 | |
| develonepi3 | Hello I have a toplevel_pll.v for iCE40HX8K-EVB. This board has 100MHz clock. is there a way to find what desired freq was used? | 14:56 |
|---|---|---|
| develonepi3 | Hello All; This is "https://github.com/develone/VexRiscv/blob/master/Murax-Catboard/toplevel_pll.v" file in question. I have HX8K which has a clock 100MHz. | 14:59 |
| Twix | you can just calculate the frequency the PLL will output | 14:59 |
| *** roamingr1 has joined #yosys | 15:11 | |
| *** trabucayre has joined #yosys | 15:18 | |
| *** s_frit has quit IRC | 15:36 | |
| *** s_frit has joined #yosys | 15:37 | |
| *** jakobwenzel1 has quit IRC | 16:05 | |
| *** kraiskil has joined #yosys | 16:18 | |
| develonepi3 | Twix: icepll -i 100 -o 12 Error: PLL output frequency 12.000 MHz is outside range 16 MHz - 275 MHz! See "https://github.com/develone/VexRiscv/blob/master/Murax-Catboard/pllcalc.xls" | 16:19 |
| *** kraiskil has quit IRC | 16:24 | |
| Twix | ah now i understand, you are asking how to get the 12 MHz from 100 MHz input? | 16:26 |
| Twix | one way would be to use the PLL generate a higher frequency(e.g. 24 MHz) and divide it inside your logic. You could use a counter for that | 16:27 |
| develonepi3 | Twix I have a toplevel_pll.v which has the DIVR, DIVF, and DIVQ. "https://github.com/develone/VexRiscv/blob/master/Murax-Catboard/toplevel_pll.v" | 16:29 |
| develonepi3 | Twix This is for iCE40/iCE40HX8K-EVB which has 100MHz like the my target HX8K. | 16:30 |
| tnt | ... don't divide in logic unless you have no choice. | 16:33 |
| tnt | here you do : You can use the post divide by 2 of the PLL. | 16:33 |
| tnt | See `GENCLK_HALF` | 16:33 |
| *** keesj has quit IRC | 16:35 | |
| develonepi3 | tnt The file already has GENCLK. | 17:14 |
| *** vidbina has quit IRC | 17:17 | |
| develonepi3 | tnt & Twix this is to run Murax Risc-V on a HX8K written scala. | 17:17 |
| *** s_frit has quit IRC | 17:54 | |
| *** s_frit has joined #yosys | 17:54 | |
| *** srk has quit IRC | 18:00 | |
| *** srk has joined #yosys | 18:01 | |
| *** peeps[zen] is now known as peepsalot | 19:13 | |
| *** vidbina has joined #yosys | 19:21 | |
| lambda | another question about SV types: is this expected behaviour? typedefs apply to the entire scope they are in, no matter their position, yet parsing requires the type to be defined as *anything* before it's used as an identifier https://bpa.st/33YQ | 19:24 |
| tpb | Title: View paste 33YQ (at bpa.st) | 19:24 |
| lambda | if the first line is removed, it doesn't parse anymore, even though that type signature is never actually used | 19:25 |
| gatecat | I do remember reading they must be defined before they are used. I suspect t3 should be 8bit but it's been over a year since I looked | 19:30 |
| lambda | alright, LRM reading time it is | 19:47 |
| *** jakobwenzel has quit IRC | 19:56 | |
| *** jakobwenzel has joined #yosys | 19:58 | |
| *** jakobwenzel has quit IRC | 20:00 | |
| *** s_frit has quit IRC | 20:02 | |
| *** s_frit has joined #yosys | 20:03 | |
| *** peepsalot has quit IRC | 20:06 | |
| *** kraiskil has joined #yosys | 20:31 | |
| *** flokli is now known as FLOKLI | 20:40 | |
| *** danvet has quit IRC | 21:01 | |
| *** peepsalot has joined #yosys | 21:02 | |
| *** danvet has joined #yosys | 21:17 | |
| *** kraiskil has quit IRC | 21:25 | |
| *** Guest66867 has joined #yosys | 22:11 | |
| *** s_frit has quit IRC | 22:12 | |
| *** peepsalot has quit IRC | 22:18 | |
| *** danvet has quit IRC | 22:24 | |
| *** vidbina has quit IRC | 23:01 | |
| *** xtro has quit IRC | 23:40 | |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!