*** tpb has joined #yosys | 00:00 | |
*** atk has quit IRC | 00:04 | |
*** atk has joined #yosys | 00:04 | |
*** lf has quit IRC | 00:12 | |
*** lf has joined #yosys | 00:12 | |
awygle | hm, struggling to get nextpnr to accept my edge clock routing between EHXPLLL and EDGECLKSYNCB | 02:16 |
---|---|---|
awygle | i'm sure i'm missing some fiddly requirement... | 02:16 |
awygle | ah i didn't have a DIV attribute | 02:41 |
awygle | seems like that should work given the default is 2.0. ah well | 02:42 |
mwk | default parameters on primitives are uhh kind of iffy, given that yosys and nextpnr can and do have differing ideas of those | 02:43 |
*** srk has quit IRC | 02:45 | |
awygle | i see | 02:56 |
*** Degi_ has joined #yosys | 04:16 | |
*** Degi has quit IRC | 04:18 | |
*** Degi_ is now known as Degi | 04:18 | |
*** jfcaron has quit IRC | 04:40 | |
*** citypw has joined #yosys | 04:51 | |
*** emeb_mac has quit IRC | 06:54 | |
*** Nazara has quit IRC | 07:34 | |
*** Nazara has joined #yosys | 07:38 | |
*** srk has joined #yosys | 08:42 | |
*** srk has quit IRC | 08:53 | |
*** srk has joined #yosys | 08:53 | |
*** jakobwenzel has joined #yosys | 09:58 | |
*** jakobwenzel has quit IRC | 10:20 | |
*** jakobwenzel has joined #yosys | 10:20 | |
*** vidbina_ has joined #yosys | 10:23 | |
*** kraiskil has joined #yosys | 12:16 | |
*** kraiskil has quit IRC | 12:21 | |
*** FL4SHK has quit IRC | 12:24 | |
*** FL4SHK has joined #yosys | 12:25 | |
*** futarisIRCcloud has joined #yosys | 13:21 | |
*** jakobwenzel has quit IRC | 14:07 | |
*** blackbit has quit IRC | 14:35 | |
*** blackbit has joined #yosys | 14:37 | |
*** citypw has quit IRC | 14:40 | |
*** futarisIRCcloud has quit IRC | 15:31 | |
*** emeb has joined #yosys | 15:47 | |
*** modwizcode has joined #yosys | 16:57 | |
*** vidbina_ has quit IRC | 18:33 | |
*** vidbina_ has joined #yosys | 19:26 | |
*** kraiskil has joined #yosys | 19:29 | |
*** kraiskil has quit IRC | 19:36 | |
*** kraiskil has joined #yosys | 19:48 | |
*** emeb_mac has joined #yosys | 20:42 | |
mangelis | heh, tried to make 256-long lookup table (4bit out) in verilog, 269 luts | 20:51 |
mangelis | i wonder if it would be theoretically to get better results, this must be basically a some sort of compression problem | 20:52 |
mangelis | (269x 3-input luts after synthesis that is) | 20:53 |
*** vidbina_ has quit IRC | 21:04 | |
*** kraiskil has quit IRC | 21:22 | |
z0ttel | 256 inputs? | 23:13 |
*** jfcaron_ has joined #yosys | 23:52 | |
*** jfcaron_ is now known as jfcaron | 23:56 |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!