Monday, 2020-11-02

*** tpb has joined #yosys00:00
*** Asuu has quit IRC00:02
*** lf has quit IRC00:08
*** lf_ has joined #yosys00:08
*** Degi has quit IRC02:41
*** Degi has joined #yosys02:42
*** N2TOH has joined #yosys03:21
*** N2TOH_ has joined #yosys03:22
*** N2TOH has quit IRC03:24
*** s_frit has quit IRC05:43
*** s_frit has joined #yosys05:44
*** emeb_mac has quit IRC07:07
*** FFY00 has quit IRC07:48
*** FFY00 has joined #yosys07:49
*** Asu has joined #yosys09:37
*** indy has quit IRC11:07
*** indy has joined #yosys11:10
*** jakobwenzel1 has joined #yosys12:16
*** ArunINT has joined #yosys13:56
ArunINTHello everyone!13:58
daveshahHi!13:58
ArunINTI have an issue with yosys where vivado compatible verilog i.e (synthesizable in vivado) is throwing "ERROR: Unsupported expression on dynamic range select on signal `$mem2bits$\tlwr_data_buf$test.v" :1086$6'!13:59
ArunINTis this the right place to ask this question14:00
daveshahYes, let's see the problematic file14:00
ArunINTI cannot share the file as it is NDA bound, but I can try to reproduce this in an example meanwhile here are the details14:01
ArunINT reg [63:0] tlwr_data[2:0]; reg [511:0] tlwr_data_buf[2:0];  reg [2:0] tlwr_burst_cntr[2:0]; tlwr_data[idx] = tlwr_data_buf[idx][{tlwr_burst_cntr[idx], 6'h00} +:64];14:04
ArunINTidx here is the variable getting incremented in a for loop14:04
daveshahI think that is valid Verilog, so this is a bug14:07
daveshahI don't know the frontend well enough to fix it, so unless someone else here comes along the best bet is to turn that into a minimal example (the problem seems to be an indexing within a part-select) and create a GitHub issue14:08
ArunINTOkay I'll create a github issue, thank you14:09
*** ZipCPU has quit IRC14:12
*** N2TOH_ has quit IRC14:19
*** jakobwenzel has quit IRC14:32
*** jakobwenzel1 is now known as jakobwenzel14:32
*** ArunINT has quit IRC14:40
*** N2TOH has joined #yosys14:42
*** az0re has quit IRC16:28
*** emeb has joined #yosys16:38
*** SpaceCoaster_ has quit IRC16:38
*** az0re has joined #yosys16:41
*** ZipCPU has joined #yosys17:00
*** acomodi has joined #yosys18:30
*** jakobwenzel has quit IRC20:01
*** jakobwenzel has joined #yosys20:05
*** Asu has quit IRC20:25
*** emeb_mac has joined #yosys20:37
*** evil_chuck has joined #yosys21:50
*** evil_chuck has left #yosys21:56
*** jakobwenzel has quit IRC22:16
*** jakobwenzel has joined #yosys22:21
*** jakobwenzel has quit IRC22:29
*** Asu has joined #yosys22:31
*** emeb has left #yosys22:39
*** acomodi has quit IRC22:45
*** pacak has quit IRC23:16
*** pacak has joined #yosys23:17
*** Asu has quit IRC23:24

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!