Saturday, 2020-09-26

*** tpb has joined #yosys00:00
*** _whitelogger has quit IRC00:57
*** _whitelogger has joined #yosys00:59
*** emeb_mac has quit IRC00:59
*** emeb_mac has joined #yosys01:03
*** _whitelogger has quit IRC01:36
*** _whitelogger has joined #yosys01:38
*** Degi has quit IRC02:54
*** Degi has joined #yosys02:55
*** _whitelogger has quit IRC03:15
*** _whitelogger has joined #yosys03:17
*** citypw has joined #yosys03:44
*** _whitelogger has quit IRC04:24
*** _whitelogger has joined #yosys04:26
*** vidbina has joined #yosys04:59
*** _whitelogger has quit IRC05:24
*** _whitelogger has joined #yosys05:26
*** FFY00 has quit IRC05:28
*** FFY00 has joined #yosys05:30
*** vidbina has quit IRC05:46
*** citypw has quit IRC06:26
*** emeb_mac has quit IRC06:49
*** N2TOH has quit IRC07:11
*** X-Scale has quit IRC07:17
*** X-Scale` has joined #yosys07:17
*** X-Scale` is now known as X-Scale07:18
*** _whitelogger has quit IRC07:30
*** _whitelogger has joined #yosys07:32
*** az0re has quit IRC09:04
*** az0re has joined #yosys09:06
*** Asu has joined #yosys09:07
*** vidbina has joined #yosys09:40
*** DaKnig has joined #yosys09:57
*** vidbina has quit IRC10:27
*** Forty-Bot has quit IRC11:00
*** Forty-Bot has joined #yosys11:02
*** kristianpaul has quit IRC11:38
*** kristianpaul has joined #yosys11:40
*** citypw has joined #yosys12:29
*** vidbina has joined #yosys12:38
*** citypw has quit IRC13:23
*** citypw has joined #yosys13:25
*** wiizzard has quit IRC13:37
*** MoeIcenowy has quit IRC13:37
*** MoeIcenowy has joined #yosys13:37
*** wiizzard has joined #yosys14:03
*** emeb has joined #yosys14:40
*** citypw has quit IRC16:49
*** vidbina has quit IRC17:01
tnt:/ Is there something more to do that adding 'multiclock on' in the .sby for riscv formal to behavre properly with @negedge in the design ?17:16
tntwithout it I get 'FAIL' for the reg_ch0 test. With it on, I get 'PASS' ... but I get PASS also if I voluntarely add a bug in my register implementation so that doesn't inspire much confidence that the testing is working.17:16
daveshahYou may need to double all the bmc depths too17:18
daveshahWith multiclock on, it will be two solver steps per clock cycle17:18
tntok, I doubled `depth` and `skip`17:19
tntOk, it failed on the purposefully buggy implementation, good first step. Lets see how it does on the (hopefully) correct one.17:28
tntArf, failed :/17:30
tntAnd the trace vcd is showing me nothing AFAICT. I mean the register write enable is low for the entire trace so not sure what's it expecting there.17:56
daveshahIt might be to do with skip and the fact that multiclock gives it the freedom to keep the clock stuck not toggling17:58
daveshahYou might need to constrain the clock, although this is slightly beyond my formal experience17:58
tntIn the vcd at least I see it toggling regularely.17:59
daveshahAh, that probably isn't the problem then17:59
tntShure SM7b17:59
tnthttps://i.imgur.com/h3cYuZX.png18:00
tnt(sorry bad cut & paste ... )18:00
Loftytnt: always preferred the SM57 myself /s18:16
tnt:)18:20
*** N2TOH has joined #yosys18:32
*** N2TOH_ has joined #yosys18:34
*** N2TOH has quit IRC18:38
tnt¯\_(ツ)_/¯   I guess the fact it seems to run software just fine will have to be good enough.18:53
*** emeb_mac has joined #yosys18:58
*** vidbina has joined #yosys19:12
*** vidbina has quit IRC21:47
*** Asuu has joined #yosys22:14
*** Asu has quit IRC22:14
*** Asuu has quit IRC22:42
*** Asuu has joined #yosys22:43
*** Asuu has quit IRC23:12
*** litghost has quit IRC23:13
*** litghost has joined #yosys23:13
*** lf has quit IRC23:19
*** lf has joined #yosys23:20
*** az0re has quit IRC23:26
*** emeb has quit IRC23:51

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!