*** tpb has joined #yosys | 00:00 | |
*** Forty-Bot has joined #yosys | 00:21 | |
*** N2TOH has quit IRC | 01:03 | |
*** N2TOH has joined #yosys | 01:04 | |
*** N2TOH has quit IRC | 01:30 | |
*** N2TOH has joined #yosys | 01:32 | |
*** nobodywasishere has joined #yosys | 01:42 | |
nobodywasishere | hello | 01:43 |
---|---|---|
ZipCPU | Hi! | 01:56 |
*** citypw has joined #yosys | 02:07 | |
*** captain_morgan has quit IRC | 02:14 | |
*** captain_morgan has joined #yosys | 02:15 | |
*** citypw has quit IRC | 02:19 | |
*** citypw has joined #yosys | 02:20 | |
*** nobodywasishere has quit IRC | 02:37 | |
*** citypw has quit IRC | 03:13 | |
*** awordnot has quit IRC | 03:18 | |
*** awordnot has joined #yosys | 03:18 | |
awygle | is there a principled way of understanding when `abc pdr` will pass a proof which fails k-induction? | 03:25 |
*** Degi has quit IRC | 03:53 | |
*** Degi has joined #yosys | 03:56 | |
az0re | awygle: You should probably ask Alan directly: Alan Mishchenko <[email protected]> | 05:35 |
awygle | i am reading the paper now but i may do that too | 05:35 |
awygle | thanks | 05:35 |
*** tmiw has quit IRC | 06:21 | |
*** tmiw has joined #yosys | 06:22 | |
awygle | ah I see, since pdr works forward from initial states it's a good escape hatch from problems with the inductive step | 06:40 |
*** emeb_mac has quit IRC | 06:57 | |
*** Jybz has joined #yosys | 06:59 | |
*** citypw has joined #yosys | 07:00 | |
*** Jybz has quit IRC | 07:00 | |
*** az0re has quit IRC | 07:18 | |
*** adjtm_ has joined #yosys | 08:00 | |
*** adjtm has quit IRC | 08:02 | |
*** Jybz has joined #yosys | 08:10 | |
*** proteusguy has quit IRC | 08:14 | |
*** proteusguy has joined #yosys | 08:20 | |
*** az0re has joined #yosys | 08:22 | |
*** Jybz has quit IRC | 08:58 | |
*** captain_morgan has quit IRC | 09:12 | |
*** captain_morgan has joined #yosys | 09:13 | |
*** Asu has joined #yosys | 09:38 | |
*** Asuu has joined #yosys | 09:42 | |
*** Asu has quit IRC | 09:43 | |
*** citypw has quit IRC | 09:54 | |
*** keith-man has joined #yosys | 09:55 | |
keith-man | is there any way to specify targer number of logic levels in yosys or abc? | 09:56 |
keith-man | *a target* | 09:56 |
*** Jybz has joined #yosys | 10:04 | |
ZirconiumX | keith-man: for gate or LUT synthesis? | 10:05 |
keith-man | gate | 10:05 |
ZirconiumX | ... I'm not sure if this hack will work or not, so keep that in mind | 10:06 |
ZirconiumX | But ABC has the -D option to target a specific delay | 10:06 |
ZirconiumX | And since delay is proportional to logic levels, it might work | 10:06 |
*** citypw has joined #yosys | 10:07 | |
keith-man | hmm, how do I invoke that? when looking here, I ahve been able to have yosys generate a blif and then have ABC use a genlib file I wrote, but I can't really figure out how to specify contraints like that | 10:08 |
keith-man | https://people.eecs.berkeley.edu/~alanmi/abc/ | 10:08 |
tpb | Title: ABC: A System for Sequential Synthesis and Verification (at people.eecs.berkeley.edu) | 10:08 |
keith-man | oh I see the executing abc inside yosys provides different inputs interesting | 10:17 |
ZirconiumX | Yup | 10:18 |
keith-man | hmm but it looks like I lose the ability to load a genlib file that way. Since running abc interactively I could go read_library my_lib.genlib | 10:19 |
*** vidbina has joined #yosys | 10:26 | |
keith-man | ah I think I figured it out how to provide that timing info interatively. | 10:29 |
*** craigo_ has quit IRC | 11:09 | |
*** vidbina has quit IRC | 11:25 | |
*** yosys-questions has quit IRC | 11:30 | |
*** mirage335 has quit IRC | 12:45 | |
*** mirage335 has joined #yosys | 13:15 | |
*** vidbina has joined #yosys | 14:02 | |
*** m4ssi has joined #yosys | 14:06 | |
*** jfcaron has joined #yosys | 14:20 | |
*** adjtm_ has quit IRC | 14:31 | |
*** adjtm_ has joined #yosys | 14:32 | |
*** vidbina has quit IRC | 16:00 | |
*** keith-man has quit IRC | 16:05 | |
*** citypw has quit IRC | 16:24 | |
*** vidbina has joined #yosys | 17:34 | |
*** emeb has joined #yosys | 18:12 | |
*** yosys-questions has joined #yosys | 18:51 | |
*** craigo_ has joined #yosys | 19:33 | |
*** Cerpin has quit IRC | 19:39 | |
*** Cerpin has joined #yosys | 19:39 | |
*** N2TOH has quit IRC | 19:46 | |
*** N2TOH has joined #yosys | 19:47 | |
*** N2TOH_ has joined #yosys | 20:18 | |
*** N2TOH has quit IRC | 20:19 | |
*** Jybz has quit IRC | 20:25 | |
*** Asu has joined #yosys | 20:45 | |
*** Asuu has quit IRC | 20:46 | |
*** N2TOH_ has quit IRC | 20:55 | |
*** N2TOH has joined #yosys | 21:00 | |
*** N2TOH has quit IRC | 21:16 | |
*** N2TOH has joined #yosys | 21:18 | |
*** indy has quit IRC | 21:21 | |
*** jfcaron has quit IRC | 21:25 | |
*** N2TOH has quit IRC | 21:25 | |
*** indy has joined #yosys | 21:25 | |
*** N2TOH has joined #yosys | 21:26 | |
*** jfcaron has joined #yosys | 21:43 | |
*** jfcaron has quit IRC | 21:43 | |
cr1901_modern | https://twitter.com/OlofKindgren/status/1256288801216921604 I love this | 21:43 |
*** jfcaron has joined #yosys | 21:44 | |
*** jfcaron has quit IRC | 21:52 | |
*** jfcaron has joined #yosys | 21:53 | |
*** jfcaron has quit IRC | 22:01 | |
*** FL4SHK has quit IRC | 22:07 | |
*** Nazara has quit IRC | 22:07 | |
*** sensille has quit IRC | 22:07 | |
*** knielsen has quit IRC | 22:07 | |
*** mirage335 has quit IRC | 22:07 | |
*** Thorn has quit IRC | 22:07 | |
*** _whitelogger has quit IRC | 22:07 | |
*** MoeIcenowy has quit IRC | 22:07 | |
*** GenTooMan has quit IRC | 22:07 | |
*** tecepe has quit IRC | 22:07 | |
*** noopwafel has quit IRC | 22:07 | |
*** FFY00 has quit IRC | 22:07 | |
*** Nazara has joined #yosys | 22:08 | |
*** vidbina has quit IRC | 22:08 | |
*** _whitelogger has joined #yosys | 22:09 | |
*** MoeIcenowy has joined #yosys | 22:09 | |
*** N2TOH has quit IRC | 22:10 | |
*** FFY00 has joined #yosys | 22:11 | |
*** N2TOH has joined #yosys | 22:16 | |
*** mirage335 has joined #yosys | 22:16 | |
*** Asuu has joined #yosys | 22:31 | |
*** Asu has quit IRC | 22:34 | |
*** m4ssi has quit IRC | 22:44 | |
*** Thorn has joined #yosys | 23:01 | |
*** jfierro has joined #yosys | 23:44 | |
jfierro | Hi all. Is it a bug if yosys interprets '1 as a single bit 1 instead of a bit fill of 1's, even when passing the -sv option? | 23:45 |
ZirconiumX | jfierro: I'm not sure it's a supported SV feature | 23:45 |
*** emeb has quit IRC | 23:51 |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!