| *** tpb has joined #yosys | 00:00 | |
| *** X-Scale` has joined #yosys | 00:13 | |
| *** X-Scale has quit IRC | 00:14 | |
| *** X-Scale` is now known as X-Scale | 00:14 | |
| *** rohitksingh has quit IRC | 00:16 | |
| *** rohitksingh has joined #yosys | 00:19 | |
| *** rohitksingh has quit IRC | 00:21 | |
| *** rohitksingh has joined #yosys | 00:22 | |
| *** rohitksingh has quit IRC | 00:32 | |
| *** rohitksingh has joined #yosys | 00:34 | |
| *** rohitksingh has quit IRC | 00:34 | |
| *** rohitksingh has joined #yosys | 00:36 | |
| *** emeb_mac has joined #yosys | 00:50 | |
| *** turq has joined #yosys | 01:34 | |
| turq | does kicad solve different problems from hardware description languages? | 01:35 |
|---|---|---|
| turq | when would you kicad, and when should you use an hdl? | 01:35 |
| turq | can you use an hdl to build PCBs as you would kicad? | 01:35 |
| turq | substitute kicad for geda if that's your thing | 01:36 |
| turq | an hdl generally revolves around gates and not necessarily components | 01:37 |
| turq | unless i'm wrong? | 01:37 |
| turq | i guess you would use an hdl when you need to create a processor, maybe? | 01:38 |
| *** voxadam has quit IRC | 01:45 | |
| *** citypw_ has joined #yosys | 02:00 | |
| *** oter has joined #yosys | 03:02 | |
| *** emeb has quit IRC | 03:27 | |
| *** tlwoerner has quit IRC | 04:10 | |
| *** tlwoerner has joined #yosys | 04:11 | |
| *** roamingryan has joined #yosys | 05:01 | |
| *** roamingryan has quit IRC | 05:04 | |
| *** N2TOH_ has joined #yosys | 05:57 | |
| *** N2TOH has quit IRC | 05:58 | |
| *** dormito has quit IRC | 06:09 | |
| *** dormito has joined #yosys | 06:26 | |
| *** emeb_mac has quit IRC | 06:58 | |
| *** _whitelogger has quit IRC | 07:13 | |
| *** _whitelogger has joined #yosys | 07:15 | |
| *** rohitksingh has quit IRC | 08:59 | |
| lukego | HDL to design an IC that could be fabricated as an ASIC or emulated with an FPGA. Kicard to design a circuit board using ICs and capacitors/resistors/etc. That's how it's usually done afaik. | 10:07 |
| peepsalot | you can also define individual chips as modules in hdl and connect them according to a schematic, somewhat like they were chips on a pcb. difference is the fpga interconnect fabric does the routing instead of drawing out pcb traces | 10:21 |
| peepsalot | some commercial tools have schematic/block diagram interfaces you can design a circuit in, and it will generate hdl from that | 10:23 |
| peepsalot | module libraries to simulate 7400 series chips etc | 10:25 |
| *** voxadam has joined #yosys | 10:28 | |
| *** voxadam has quit IRC | 10:34 | |
| *** twnqx has joined #yosys | 10:38 | |
| *** voxadam has joined #yosys | 10:45 | |
| *** cr1901_modern has quit IRC | 14:19 | |
| *** cr1901_modern has joined #yosys | 14:21 | |
| *** emeb has joined #yosys | 14:50 | |
| *** Sarayan has quit IRC | 15:50 | |
| *** gmc has joined #yosys | 16:04 | |
| *** gmc has quit IRC | 16:16 | |
| *** citypw_ has quit IRC | 16:25 | |
| *** TFKyle has quit IRC | 16:37 | |
| *** Cerpin has quit IRC | 17:39 | |
| *** Cerpin has joined #yosys | 17:46 | |
| *** gmc has joined #yosys | 17:50 | |
| *** anticw has quit IRC | 19:07 | |
| *** anticw has joined #yosys | 19:11 | |
| *** anticw has quit IRC | 19:16 | |
| *** anticw has joined #yosys | 19:21 | |
| *** Sarayan has joined #yosys | 19:37 | |
| *** rohitksingh has joined #yosys | 19:55 | |
| *** anticw has quit IRC | 20:37 | |
| *** anticw has joined #yosys | 20:39 | |
| *** dormito has quit IRC | 21:42 | |
| *** dormito has joined #yosys | 21:56 | |
| *** anticw has quit IRC | 22:01 | |
| *** anticw has joined #yosys | 22:03 | |
| *** anticw has quit IRC | 22:04 | |
| *** anticw has joined #yosys | 22:05 | |
| *** tpb has joined #yosys | 23:16 | |
| *** gromero has joined #yosys | 23:46 | |
| *** gromero has quit IRC | 23:57 | |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!