Thursday, 2019-12-12

*** tpb has joined #yosys00:00
*** dh73 has quit IRC00:18
*** Cerpin has quit IRC01:24
*** Cerpin has joined #yosys01:27
*** proteusguy has quit IRC05:19
*** proteusguy has joined #yosys05:31
*** cyrozap has quit IRC06:17
*** cyrozap has joined #yosys06:21
*** cr1901_modern has quit IRC08:32
*** cr1901_modern has joined #yosys09:02
*** m4ssi has joined #yosys09:53
*** alexhw has quit IRC09:53
*** alexhw has joined #yosys09:54
*** attie has joined #yosys10:24
*** fsasm has joined #yosys11:43
*** d0nker5 has quit IRC12:41
*** d0nker5 has joined #yosys12:44
*** attie has quit IRC13:45
*** attie has joined #yosys13:51
*** Thorn has quit IRC13:53
*** d0nker5 has quit IRC14:02
*** d0nker5 has joined #yosys14:10
*** citypw has joined #yosys14:54
*** dh73 has joined #yosys15:19
*** awordnot has joined #yosys15:40
*** jakobwenzel has quit IRC15:52
*** Thorn has joined #yosys16:00
*** citypw has quit IRC16:26
*** m4ssi has quit IRC16:55
*** X-Scale` has joined #yosys17:06
*** X-Scale has quit IRC17:07
*** X-Scale` is now known as X-Scale17:07
*** attie has quit IRC17:45
*** attie has joined #yosys17:48
*** attie has quit IRC17:52
*** attie has joined #yosys17:58
ZirconiumXdh73: You've got an Arria 10GX, right?18:26
dh73Yes18:26
ZirconiumXDo you use Quartus for synthesis, or Yosys?18:26
ZirconiumXdh73: ^18:29
dh73For the Arria 10, I ran few experiments using Yosys in the past, but not right now since Quartus Pro have changed a lot of things compared with Standard. I was seeing some issues with memory mapping, and since Quartus Pro have removed most of the cdb commands (like write vqm, since they don't support it in Pro, but a new QDB format or something like that), I stopped. I have a local branch with some arria 10 functionality, yet is incomplet18:33
dh73e18:33
ZirconiumXYou can get VQM-like with quartus_eda18:33
ZirconiumXIf you export it for simulation you get a netlist out18:33
ZirconiumXI have a C10GX branch, but I don't think A10GX would be difficult to add, except for timing information18:34
dh73Right, have you tried to read the VQM back in latest version?, back in 2017 that was not possible because VQM support have been decreased in Pro, and some parsing issues was present at that time. I've been using Synplify netlist example as base. Moved to Pro because Standard create congestion a lot of times, but Standard is faster in getting the bitstream18:40
dh73This blogger had similar issues http://billauer.co.il/blog/2018/02/intel-fpga-altera-qxp-qdb-standard-pro/18:41
tpbTitle: QDB vs. QXP, Quartus Pro vs. Standard: Post-synthesis packaging of an IP core (at billauer.co.il)18:41
ZirconiumXdh73: At present no18:44
dh73it might be worth checking it18:47
*** rohitksingh has quit IRC18:53
*** rohitksingh has joined #yosys18:55
*** dh73 has quit IRC18:59
ZirconiumXdaveshah: What did you base the abc9 -W timing figures on? Obviously it's a fudge factor, but is it based on anything specific?19:08
daveshahIt's a number that gives a decent Fmax/area tradeoff, tbh19:09
*** fsasm has quit IRC19:11
*** knielsen has quit IRC19:33
*** dh73 has joined #yosys19:35
*** X-Scale has quit IRC19:50
*** X-Scale` has joined #yosys19:50
*** X-Scale` is now known as X-Scale19:51
*** knielsen has joined #yosys19:53
*** attie has quit IRC20:14
*** dys has joined #yosys20:51
*** fsasm has joined #yosys20:58
*** fsasm has quit IRC21:36

Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!