*** tpb has joined #yosys | 00:00 | |
*** togo has quit IRC | 00:31 | |
*** qu1j0t3 has joined #yosys | 01:14 | |
*** kraiskil has joined #yosys | 01:22 | |
*** lutsabound has quit IRC | 01:22 | |
*** lutsabound has joined #yosys | 01:34 | |
*** PyroPeter has quit IRC | 03:06 | |
*** kraiskil has quit IRC | 03:07 | |
*** PyroPeter has joined #yosys | 03:20 | |
*** kraiskil has joined #yosys | 03:20 | |
*** lutsabound has quit IRC | 03:42 | |
*** kraiskil has quit IRC | 04:23 | |
*** kraiskil has joined #yosys | 04:52 | |
*** X-Scale` has joined #yosys | 04:53 | |
*** X-Scale has quit IRC | 04:54 | |
*** X-Scale` is now known as X-Scale | 04:54 | |
*** gatin00b has quit IRC | 05:57 | |
*** kraiskil has quit IRC | 06:11 | |
*** Jybz has joined #yosys | 06:31 | |
*** emeb_mac has quit IRC | 06:40 | |
*** X-Scale` has joined #yosys | 06:55 | |
*** X-Scale has quit IRC | 06:57 | |
*** X-Scale` is now known as X-Scale | 06:57 | |
*** dys has quit IRC | 07:32 | |
*** Jybz has quit IRC | 07:36 | |
*** FabM has joined #yosys | 08:36 | |
*** anticw has joined #yosys | 09:26 | |
*** dys has joined #yosys | 09:41 | |
*** fsasm has joined #yosys | 10:32 | |
*** kraiskil has joined #yosys | 11:01 | |
*** kraiskil has quit IRC | 11:59 | |
*** kraiskil has joined #yosys | 12:11 | |
ZipCPU | pepijndevos[m]: Synchronization with a (slow) digital stream should be easy. 1) Matched filter (boxcar should work nicely), 2) multiply data with itself delayed by a half a bit (just xor the MSBs), 3) run a PLL on the result | 13:56 |
---|---|---|
ZipCPU | See: https://zipcpu.com/dsp/2017/12/14/logic-pll.html | 13:56 |
tpb | Title: Building a Simple Logic PLL (at zipcpu.com) | 13:56 |
*** elGamal has quit IRC | 14:39 | |
*** elGamal has joined #yosys | 14:41 | |
*** fsasm has quit IRC | 15:10 | |
*** fsasm has joined #yosys | 15:12 | |
*** adjtm has quit IRC | 15:18 | |
*** adjtm has joined #yosys | 15:20 | |
*** adjtm has quit IRC | 16:00 | |
*** kraiskil has quit IRC | 16:06 | |
*** fsasm has quit IRC | 16:52 | |
*** gatin00b has joined #yosys | 17:25 | |
*** emeb has joined #yosys | 17:32 | |
*** fsasm has joined #yosys | 18:09 | |
*** fsasm has quit IRC | 18:15 | |
*** pie_ has quit IRC | 19:14 | |
*** dys has quit IRC | 19:26 | |
*** rombik_su has joined #yosys | 20:23 | |
*** emeb_mac has joined #yosys | 20:48 | |
*** fsasm_ has joined #yosys | 20:50 | |
*** adjtm has joined #yosys | 20:52 | |
*** fsasm_ is now known as fsasm | 21:11 | |
*** fsasm has quit IRC | 21:32 | |
pepijndevos | ZipCPU, Interesting, I'll read it later. This is what I have now: https://github.com/pepijndevos/vhdlwire/blob/master/src/receiver.vhd#L107 | 22:02 |
tpb | Title: vhdlwire/receiver.vhd at master · pepijndevos/vhdlwire · GitHub (at github.com) | 22:02 |
*** dys has joined #yosys | 22:03 | |
ZipCPU | Do you understand how that algorithm works? | 22:03 |
pepijndevos | ZipCPU, uuhhh, kinda | 22:04 |
ZipCPU | <smiles boardly> | 22:04 |
ZipCPU | *broadly | 22:05 |
*** zkms has quit IRC | 22:05 | |
pepijndevos | ?? | 22:05 |
pepijndevos | It's way past bedtime over here, but will happily talk RF stuff tomorrow | 22:06 |
ZipCPU | It might take more time than IRC can give it | 22:06 |
ZipCPU | Thanks for posting it, though. It really helps me to understand what you are working with | 22:06 |
pepijndevos | (at the top is also links the C source, but I think I shared that already) | 22:07 |
ZipCPU | I think I can get a quick grasp for how it's working just from that alone | 22:07 |
ZipCPU | (I don't remember seeing it before ...) | 22:07 |
ZipCPU | Ouch ... that replacement must've been quite painful | 22:08 |
pepijndevos | It's basically a *very* crude PLL that counts a bit faster or slower if a transition happens before or after it expects it. | 22:08 |
pepijndevos | What I don't get... is how it rejects spurious transitions.... but maybe it just doesnt | 22:10 |
*** pie_ has joined #yosys | 23:31 | |
*** rombik_su has quit IRC | 23:33 | |
*** emeb has quit IRC | 23:41 |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!