Monday, 2019-11-04

*** tpb has joined #yosys00:00
*** togo has quit IRC00:31
*** qu1j0t3 has joined #yosys01:14
*** kraiskil has joined #yosys01:22
*** lutsabound has quit IRC01:22
*** lutsabound has joined #yosys01:34
*** PyroPeter has quit IRC03:06
*** kraiskil has quit IRC03:07
*** PyroPeter has joined #yosys03:20
*** kraiskil has joined #yosys03:20
*** lutsabound has quit IRC03:42
*** kraiskil has quit IRC04:23
*** kraiskil has joined #yosys04:52
*** X-Scale` has joined #yosys04:53
*** X-Scale has quit IRC04:54
*** X-Scale` is now known as X-Scale04:54
*** gatin00b has quit IRC05:57
*** kraiskil has quit IRC06:11
*** Jybz has joined #yosys06:31
*** emeb_mac has quit IRC06:40
*** X-Scale` has joined #yosys06:55
*** X-Scale has quit IRC06:57
*** X-Scale` is now known as X-Scale06:57
*** dys has quit IRC07:32
*** Jybz has quit IRC07:36
*** FabM has joined #yosys08:36
*** anticw has joined #yosys09:26
*** dys has joined #yosys09:41
*** fsasm has joined #yosys10:32
*** kraiskil has joined #yosys11:01
*** kraiskil has quit IRC11:59
*** kraiskil has joined #yosys12:11
ZipCPUpepijndevos[m]: Synchronization with a (slow) digital stream should be easy.  1) Matched filter (boxcar should work nicely), 2) multiply data with itself delayed by a half a bit (just xor the MSBs), 3) run a PLL on the result13:56
ZipCPUSee: https://zipcpu.com/dsp/2017/12/14/logic-pll.html13:56
tpbTitle: Building a Simple Logic PLL (at zipcpu.com)13:56
*** elGamal has quit IRC14:39
*** elGamal has joined #yosys14:41
*** fsasm has quit IRC15:10
*** fsasm has joined #yosys15:12
*** adjtm has quit IRC15:18
*** adjtm has joined #yosys15:20
*** adjtm has quit IRC16:00
*** kraiskil has quit IRC16:06
*** fsasm has quit IRC16:52
*** gatin00b has joined #yosys17:25
*** emeb has joined #yosys17:32
*** fsasm has joined #yosys18:09
*** fsasm has quit IRC18:15
*** pie_ has quit IRC19:14
*** dys has quit IRC19:26
*** rombik_su has joined #yosys20:23
*** emeb_mac has joined #yosys20:48
*** fsasm_ has joined #yosys20:50
*** adjtm has joined #yosys20:52
*** fsasm_ is now known as fsasm21:11
*** fsasm has quit IRC21:32
pepijndevosZipCPU, Interesting, I'll read it later. This is what I have now: https://github.com/pepijndevos/vhdlwire/blob/master/src/receiver.vhd#L10722:02
tpbTitle: vhdlwire/receiver.vhd at master · pepijndevos/vhdlwire · GitHub (at github.com)22:02
*** dys has joined #yosys22:03
ZipCPUDo you understand how that algorithm works?22:03
pepijndevosZipCPU, uuhhh, kinda22:04
ZipCPU<smiles boardly>22:04
ZipCPU*broadly22:05
*** zkms has quit IRC22:05
pepijndevos??22:05
pepijndevosIt's way past bedtime over here, but will happily talk RF stuff tomorrow22:06
ZipCPUIt might take more time than IRC can give it22:06
ZipCPUThanks for posting it, though.  It really helps me to understand what you are working with22:06
pepijndevos(at the top is also links the C source, but I think I shared that already)22:07
ZipCPUI think I can get a quick grasp for how it's working just from that alone22:07
ZipCPU(I don't remember seeing it before ...)22:07
ZipCPUOuch ... that replacement must've been quite painful22:08
pepijndevosIt's basically a *very* crude PLL that counts a bit faster or slower if a transition happens before or after it expects it.22:08
pepijndevosWhat I don't get... is how it rejects spurious transitions.... but maybe it just doesnt22:10
*** pie_ has joined #yosys23:31
*** rombik_su has quit IRC23:33
*** emeb has quit IRC23:41

Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!