Sunday, 2019-06-23

*** tpb has joined #yosys00:00
*** cr1901_modern has joined #yosys00:08
azonenbergZirconiumX: down the road i want to build a 2-way superscalar, hyperthreaded rv32i core to see how fast i can push it00:13
azonenbergin-order though, i'm not trying to be BOOM00:13
azonenbergi also want to try to build something tiny and size optimized a la picorv32, maybe even start with the picorv32 design, but hand tune it with RPMs to try and squeeze the max clock rate and least area i can out of it00:14
ZirconiumXazonenberg: I think there's potential in a very wide in-order core, akin to what Nvidia are trying with Carmel.00:14
azonenbergSo, i have another design that isnt riscv based that i want to get back to00:15
ZirconiumXI presume you've heard of SERV00:15
azonenbergit's 3 IPC VLIW but all instructions are ternary and the pipeline is Y-shaped00:15
azonenbergspecifically meant for cryptographic code00:15
azonenbergno integers, possibly not even arbitrary branching00:15
azonenbergit's meant to be a black box sitting between a tcp/ip stack and application layer, or similar00:16
azonenbergbut trying to be agile enough that you can load new algorithms in the future rather than being tied to e.g. AES00:16
azonenbergand with guaranteed single cycle execution of all instruction, no caches, no timing side channels00:16
azonenbergdedicated rom/ram for instructions, memory mapped fifo for tx/rx data, constant storage/sbox rom, and scratchpad for temporary state00:17
azonenbergBasically there's three ALUs that each do r32 op r32 op imm3200:17
azonenbergexcept the third one operates on the output of the first two, instead of registers00:17
azonenbergso you only need one regfile write port despite doing 3 or 5 IPC (depending on if you count a ternary operation as one or two "instructions")00:18
*** azonenberg_mobil has joined #yosys00:20
ZirconiumXCPU architecture is a very interesting thing00:20
*** emeb_mac has joined #yosys00:23
*** gsi__ has joined #yosys00:59
*** vonnieda has joined #yosys01:01
*** gsi_ has quit IRC01:03
azonenberg_mobilinteresting indeed01:16
*** pie_ has quit IRC01:55
*** emeb_mac has quit IRC01:59
*** emeb has left #yosys02:39
*** PyroPeter has quit IRC02:49
*** PyroPeter has joined #yosys03:02
*** azonenberg_mobil has quit IRC03:10
*** pie_ has joined #yosys03:19
*** emeb_mac has joined #yosys03:45
*** _whitelogger has quit IRC04:29
*** _whitelogger has joined #yosys04:31
*** Max-P has quit IRC04:33
*** Max-P has joined #yosys04:33
*** citypw has quit IRC06:00
*** ravenexp has joined #yosys06:30
*** emeb_mac has quit IRC06:37
*** citypw has joined #yosys07:16
*** X-Scale has quit IRC07:18
*** dys has quit IRC07:25
*** gsi__ is now known as gsi_07:34
*** dys has joined #yosys08:02
*** dys has quit IRC08:04
*** trmm has joined #yosys09:38
trmmback on the LPF versus parameters in the verilog; which one wins? if the LPF has a drive strength or slew rate, can the verilog override it?09:41
*** citypw has quit IRC09:47
*** ravenexp has quit IRC10:23
*** Jybz has joined #yosys10:54
*** Jybz has quit IRC10:56
*** mirage335 has quit IRC11:18
*** mirage335 has joined #yosys11:29
*** pie__ has joined #yosys11:36
*** pie_ has quit IRC11:37
*** pie__ has joined #yosys11:37
*** MoeIcenowy has quit IRC11:38
*** MoeIcenowy has joined #yosys11:38
*** pie__ has quit IRC11:39
*** pie__ has joined #yosys11:39
*** pie__ has quit IRC11:40
*** pie__ has joined #yosys11:41
ZirconiumXRight, I *believe* I have a live value table implementation11:49
ZirconiumXOr at least part of one11:53
ZirconiumXIs it preferable to use symbiyosys or yosys-smtbmc?12:07
ZirconiumX(maybe a question for ZipCPU)12:07
*** rrika has quit IRC12:31
ZipCPUSymbiYosys12:32
ZipCPUIt's much simpler than yosys-smtbmc, gives you access to more solvers, and handles formats and format conversions for you12:32
*** rrika has joined #yosys12:33
*** pie__ has quit IRC12:51
*** pie__ has joined #yosys12:52
*** pie__ has quit IRC12:57
*** X-Scale has joined #yosys13:46
*** Stary has joined #yosys13:52
*** emeb_mac has joined #yosys13:58
*** pie_ has joined #yosys14:27
*** pie_ has joined #yosys14:28
*** emeb_mac has quit IRC14:37
*** rohitksingh has joined #yosys15:07
*** Xark has joined #yosys15:56
*** emeb_mac has joined #yosys16:04
*** rohitksingh has quit IRC17:23
*** pie_ has quit IRC17:24
*** emeb_mac has quit IRC17:25
*** pie_ has joined #yosys17:27
*** pie__ has joined #yosys18:05
*** pie_ has quit IRC18:06
*** emeb has joined #yosys19:22
*** maikmerten has joined #yosys19:29
maikmertenmy HX8K dev board keeps growing wings: https://pasteboard.co/IkMO5UO.jpg19:30
tpbTitle: Pasteboard - Uploaded Image (at pasteboard.co)19:30
*** pie___ has joined #yosys19:47
*** pie__ has quit IRC19:47
*** pie___ has quit IRC20:15
*** dys has joined #yosys20:19
*** maikmerten has quit IRC20:38
* ZirconiumX sighs20:39
ZirconiumXI really don't understand formal methods20:40
ZirconiumXI've read a lot of articles on it20:40
ZirconiumXBut I just don't 'get' it20:40
ZirconiumXI can't even prove that after reset my program counter points to the reset address20:41
*** lutsabound has joined #yosys20:42
*** cr1901_modern has quit IRC20:51
*** emeb has quit IRC20:52
*** emeb_mac has joined #yosys20:58
ZirconiumXpepijndevos: you ever looked at bit-serial architecture?21:03
*** cr1901_modern has joined #yosys21:20
*** pie_ has joined #yosys21:50
*** trmm has quit IRC23:38

Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!