| *** tpb has joined #yosys | 00:00 | |
| *** emeb has left #yosys | 00:14 | |
| *** emeb_mac has joined #yosys | 00:18 | |
| *** cr1901 has quit IRC | 00:23 | |
| *** dys has quit IRC | 00:44 | |
| *** gnufan_home has quit IRC | 00:45 | |
| *** cr1901 has joined #yosys | 00:55 | |
| *** gsi__ has joined #yosys | 01:29 | |
| *** gsi_ has quit IRC | 01:33 | |
| *** PyroPeter has quit IRC | 03:05 | |
| *** PyroPeter has joined #yosys | 03:19 | |
| *** blunaxela has quit IRC | 05:28 | |
| *** blunaxela has joined #yosys | 05:32 | |
| *** rohitksingh has joined #yosys | 06:19 | |
| *** emeb_mac has quit IRC | 06:45 | |
| *** _whitelogger has quit IRC | 06:56 | |
| *** _whitelogger has joined #yosys | 06:58 | |
| *** dys has joined #yosys | 07:42 | |
| *** gsi__ is now known as gsi_ | 07:58 | |
| corecode | hm why does this very simple counter design simulate, but when i upload it to the fpga, i don't see any motion | 09:00 |
|---|---|---|
| corecode | maybe hfosc stuck? | 09:03 |
| tnt | "this" ? | 09:06 |
| tnt | a link is missing maybe ? | 09:06 |
| *** rohitksingh has quit IRC | 09:08 | |
| corecode | https://gist.github.com/28723546de0f6232805f17295591e91c | 09:09 |
| tpb | Title: counter.v · GitHub (at gist.github.com) | 09:09 |
| corecode | the fpga clearly gets configured, leds start lighting up | 09:10 |
| tnt | Do you see nenable go high then low ? | 09:11 |
| corecode | yea, but that might be the pullup | 09:13 |
| corecode | external pullup | 09:13 |
| tnt | also, as a general recommendation, I'd make the reset be a FF output and not a combinatorial signal. | 09:13 |
| corecode | oh yes | 09:14 |
| corecode | good point | 09:14 |
| tnt | I was mostly concerned with it being stuck high but if you see it go low when running that's fine. | 09:14 |
| corecode | somehow all outputs seem to go low | 09:17 |
| corecode | https://gist.github.com/ee75db6a9aec45af277b018b9a9aac98 better? | 09:18 |
| tpb | Title: counter.v · GitHub (at gist.github.com) | 09:18 |
| corecode | oh, maybe programming the fpga fails | 09:21 |
| corecode | aha | 09:25 |
| corecode | now it works | 09:25 |
| corecode | but i had to disconnect the irq pin that was connected to cdone | 09:26 |
| corecode | maybe my programmer never sees cdone rise because irq is being pulled down? | 09:26 |
| corecode | but the irq pin is declared as inout... shouldn't that remain as 'z' if i don't do anything? | 09:26 |
| corecode | ah i guess i need to instantiate an explicit IO cell for the open drain output | 09:29 |
| corecode | ERROR: Unknown fixed type wire node value, 'z' | 09:31 |
| corecode | says nextpnr | 09:31 |
| corecode | "irq": { | 09:34 |
| corecode | "direction": "inout", | 09:34 |
| corecode | "bits": [ "z" ] | 09:34 |
| corecode | }, | 09:34 |
| corecode | 09:34 | |
| corecode | that seems wrong | 09:34 |
| tnt | Anything that involves tristate I always instantiate SB_IO | 09:40 |
| corecode | i wonder why the inference doesn't work | 09:41 |
| corecode | do we have formal documentation of the primitives, or is the vendor documentation the reference? | 09:46 |
| tnt | the vendor doc is the reference | 09:49 |
| corecode | thanks tnt, that helped me | 09:58 |
| *** voxadam has quit IRC | 10:22 | |
| *** somlo has quit IRC | 10:26 | |
| *** voxadam has joined #yosys | 10:29 | |
| *** rohitksingh has joined #yosys | 11:00 | |
| *** rohitksingh has quit IRC | 11:11 | |
| *** GoldRin has joined #yosys | 11:54 | |
| *** X-Scale has joined #yosys | 12:00 | |
| *** citypw has joined #yosys | 12:27 | |
| *** maikmerten has joined #yosys | 12:32 | |
| *** somlo has joined #yosys | 12:52 | |
| *** fsasm__ has joined #yosys | 13:01 | |
| *** kraiskil has joined #yosys | 13:17 | |
| corecode | i guess i need to implement SB_RGB_DRV for the ice40 ultra | 13:46 |
| corecode | i think i skipped that the last time | 13:46 |
| *** kraiskil has quit IRC | 14:03 | |
| *** dys has quit IRC | 14:34 | |
| *** fsasm__ has quit IRC | 14:44 | |
| *** kraiskil has joined #yosys | 15:12 | |
| *** kraiskil has quit IRC | 15:25 | |
| *** dys has joined #yosys | 15:26 | |
| *** emeb has joined #yosys | 15:45 | |
| *** gnufan_home has joined #yosys | 15:54 | |
| *** proteusguy has quit IRC | 16:25 | |
| *** proteusguy has joined #yosys | 16:49 | |
| *** rohitksingh has joined #yosys | 17:20 | |
| *** rohitksingh has quit IRC | 17:36 | |
| *** rohitksingh has joined #yosys | 17:43 | |
| *** rohitksingh has quit IRC | 18:23 | |
| *** rrika_ is now known as rrika | 18:34 | |
| rrika | hello, is there a way for the nextpnr gui to load config files produced by ecpunpack? | 18:35 |
| *** fsasm__ has joined #yosys | 18:38 | |
| daveshah | No, afraid there isn't | 18:42 |
| daveshah | Never got round to doing netlist re for ecp5 | 18:42 |
| cr1901 | ... shit, I just realized this is going to be hell for machxo2 too... | 18:44 |
| tnt | cr1901: ? | 18:45 |
| cr1901 | tiles in machxo2 are very similar in structure to ecp5, but naming of nets and tiles (on the edges and between parts of different sizes) are less well-behaved than ecp5 | 18:46 |
| rrika | daveshah, thanks for the answer! | 18:47 |
| *** kraiskil has joined #yosys | 18:51 | |
| *** citypw has quit IRC | 19:03 | |
| *** kraiskil has quit IRC | 19:44 | |
| *** maikmerten has quit IRC | 19:48 | |
| *** Wolf480pl has quit IRC | 19:49 | |
| *** Wolf480pl has joined #yosys | 19:53 | |
| *** miek has quit IRC | 20:07 | |
| *** miek has joined #yosys | 20:21 | |
| *** togo has joined #yosys | 20:28 | |
| *** qinfengling has quit IRC | 20:37 | |
| *** qinfengling has joined #yosys | 20:38 | |
| *** Wolf480pl has quit IRC | 20:40 | |
| *** Wolf480pl has joined #yosys | 20:42 | |
| *** Wolf480pl has quit IRC | 20:50 | |
| *** Wolf480pl has joined #yosys | 20:54 | |
| *** Wolf480pl has joined #yosys | 20:58 | |
| *** fsasm__ has quit IRC | 21:53 | |
| *** togo has quit IRC | 22:10 | |
| *** indy has quit IRC | 23:09 | |
| *** indy has joined #yosys | 23:18 | |
| *** cr1901 has quit IRC | 23:54 | |
| *** cr1901 has joined #yosys | 23:55 | |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!