Thursday, 2019-03-28

*** tpb has joined #yosys00:00
*** davos has joined #yosys00:01
*** futarisIRCcloud has joined #yosys00:11
*** emeb_mac has joined #yosys00:32
*** davos has quit IRC02:13
*** X-Scale has quit IRC02:33
*** X-Scale` has joined #yosys02:33
*** X-Scale` is now known as X-Scale02:33
*** PyroPeter has quit IRC03:29
*** PyroPeter has joined #yosys03:42
*** rohitksingh_work has joined #yosys04:19
*** proteusguy has joined #yosys04:28
*** gsi__ has joined #yosys04:50
*** pie___ has joined #yosys04:52
*** gsi_ has quit IRC04:53
*** pie__ has quit IRC04:55
*** proteusguy has quit IRC05:32
*** proteusguy has joined #yosys05:46
*** rohitksingh_work has quit IRC06:32
*** rohitksingh_work has joined #yosys06:45
*** rohitksingh_work has quit IRC06:49
*** emeb_mac has quit IRC07:15
*** pie__ has joined #yosys07:34
*** pie___ has quit IRC07:36
*** blunaxela has quit IRC07:36
*** blunaxela has joined #yosys07:37
*** rohitksingh_work has joined #yosys07:47
*** rohitksingh_work has quit IRC07:52
*** rohitksingh_work has joined #yosys07:53
*** SpaceCoaster has quit IRC07:55
*** togo has joined #yosys08:26
*** proteusguy has quit IRC09:35
*** rohitksingh_work has quit IRC09:56
*** danieljabailey has quit IRC10:36
*** danieljabailey has joined #yosys10:39
*** Thorn has quit IRC11:33
*** loonquawl is now known as msgctl11:44
janrinzeanyone here who has been working with the upduino v2?12:03
janrinzereading and writing flash seems to be unreliable. I wonder if it is related to the pcb.12:04
tntjanrinze: wouldn't be surprising12:40
*** AlexDaniel has joined #yosys12:54
*** danieljabailey has quit IRC13:12
*** danieljabailey has joined #yosys13:18
*** Thorn has joined #yosys13:36
*** AlexDaniel has quit IRC13:37
*** emeb has joined #yosys13:40
*** rohitksingh has joined #yosys13:43
ZipCPUjanrinze: Which flash chip?  And what SCK speed?14:06
janrinzeZipCPU: the flash chip of the upduino v2 (config for up5k)14:12
janrinzeZipCPU: uploading with iceprog is not quite stable (3MHz according to the doc of iceprog)14:13
janrinzeZipCPU: also my bootloader tries to load at 12Mhz from the same flash14:14
janrinzeZipCPU: same design runs flawless on Lattice up5k evaluation board14:14
janrinzeZipCPU: there is a different FTDI chip used on the upduino v2 which might be holding the pins busy14:15
*** futarisIRCcloud has quit IRC14:19
ZipCPUjanrinze: The flash connected to the FTDI, or to the FPGA?14:26
ZipCPUIf the FPGA, it looks like the 25Q32 flash from Winbond14:34
daveshahI heard that the Upduinos were using recycled flash - someone found one with Cisco strings programmed into it14:35
ZipCPUOuch!14:35
ZipCPUjanrinze: Are you able to configure the FPGA with no problems, and only struggling to configure the flash?14:37
ZipCPUDid you notice the required change to the circuit board, as noted on the schematic, necessary to program the flash?14:38
janrinzeZipCPU: not aware of any required changes14:42
ZipCPUCheck the notes on the schematic then14:42
janrinzeZipCPU: do you mean the shunts for flash vs ice ?14:43
ZipCPUYes.14:43
janrinzethose are the default for programming flash, right?14:43
ZipCPUI'm not sure.  I don't understand what they are there for.14:44
janrinzeThere is an option to program the up5k internal flash14:44
janrinzeisn't that OTP?14:45
ZipCPUNot sure.  I didn't realize that the iCE40 had an internal flash.14:45
ZipCPUdaveshah: Would you know anything about that?14:45
janrinzeconfiguring the FPGA sometimes fails using iceprog.14:46
janrinzeOften iceprog hangs after erasing14:47
ZipCPUHmm ... let me check the source of iceprog14:49
tntThe fpga has an internal flash (OTP), iceprog can't program that.  But iceprog can do direct sram loading of the fpga.14:53
ZipCPUjanrinze: I'm not seeing anything stand out, but I know that following an erase the protocol says you are to wait until the erase is complete before continuing15:04
ZipCPUThe erase is accomplished within a "flash_wait()" call inside icoprog.cc.  Perhaps some careful printf's placed in there will help you track down what's going on?15:05
janrinzeI wonder if the ftdi chip is the cause here.15:07
tntjanrinze: you said "unreliable" ... that kind of implied it works sometimes ?15:07
janrinzetnt: yes it works about 50% of the time15:07
janrinzetnt: on the lattice up5k evaluation board thee are no issues with iceprog15:08
tntyeah I don't have any issues iwht iceprog on the icebreaker either.15:09
emebI use iceprog with a lattice ultra eval board and dupont wires flying over to my own hardware for programming flash. It works fine even with horrible wiring.15:17
emebI have had issues with FTDI parts doing weird stuff though. I bought one of those FTDI mini breakouts and for some reason it's gone bad - worked OK for a couple years then a few weeks back started failing. Enumerates with the wrong chip number, won't actually do I/O, etc.15:19
janrinzewill attach a separate flash chip and see if i can read that from some other pins.15:20
*** rohitksingh has quit IRC15:21
janrinzeoh.. what to use to program the external flash?15:24
janrinzeusbasp has miso/mosi so should be able to do this, right?15:44
emebIt might be physically capable of doing it, but the question is if there is software support.15:55
emebusbasp seems targeted at programming AVR processors15:56
*** rohitksingh has joined #yosys16:10
*** develonepi3 has quit IRC16:46
*** rohitksingh has quit IRC16:52
*** rohitksingh has joined #yosys16:52
*** wifasoi has quit IRC16:57
*** gsi__ is now known as gsi_16:58
janrinzeemeb: true that.. i havea tl866 here too so going to try that one now17:54
*** m_w has joined #yosys18:21
*** develonepi3 has joined #yosys18:31
*** rohitksingh has quit IRC19:22
*** show1 has quit IRC21:05
*** show1 has joined #yosys21:08
*** togo has quit IRC21:49
*** futarisIRCcloud has joined #yosys23:23

Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!