Sunday, 2018-07-29

*** tpb has joined #yosys00:00
*** m_t has quit IRC00:37
*** promach_ has joined #yosys01:02
*** rbb has joined #yosys01:14
*** altenius has joined #yosys01:22
*** lutsabound has quit IRC02:08
*** digshadow has quit IRC02:10
*** digshadow has joined #yosys02:13
*** promach_ has quit IRC02:54
*** altenius has quit IRC03:57
*** proteusguy has quit IRC04:33
*** proteusguy has joined #yosys05:00
*** leviathan has joined #yosys05:53
*** oldtopman has joined #yosys06:05
*** xerpi has joined #yosys06:08
*** pie_ has joined #yosys06:09
*** xerpi has joined #yosys06:09
*** pie_ has quit IRC07:11
*** kraiskil has joined #yosys07:59
*** kraiskil has quit IRC08:55
*** captain_morgan has quit IRC09:07
*** captain_morgan has joined #yosys09:07
*** kraiskil has joined #yosys09:23
*** mjoldfie_ has quit IRC09:30
*** mjoldfield has joined #yosys09:30
*** jwhitmore has joined #yosys09:48
*** kraiskil has quit IRC09:51
*** xerpi has quit IRC10:14
*** mjoldfield has quit IRC10:21
*** mjoldfie_ has joined #yosys10:21
*** m_t has joined #yosys11:09
*** kraiskil has joined #yosys11:18
*** kraiskil has quit IRC11:52
*** goldfinger has joined #yosys12:02
*** altenius has joined #yosys12:40
*** X-Scale has quit IRC12:43
*** kraiskil has joined #yosys13:06
*** lutsabound has joined #yosys13:12
*** kraiskil has quit IRC13:20
*** promach_ has joined #yosys13:23
*** kraiskil has joined #yosys13:26
*** altenius has quit IRC13:34
*** kraiskil has quit IRC13:37
*** altenius has joined #yosys13:39
*** X-Scale has joined #yosys13:41
*** AlexDaniel has quit IRC14:13
*** AlexDaniel has joined #yosys14:14
*** emeb has joined #yosys14:16
*** alexandarkostovi has joined #yosys14:31
alexandarkostoviHi14:31
alexandarkostoviI am having some problems with yosys14:31
daveshahhi14:31
alexandarkostovihttps://www.irccloud.com/pastebin/D5fRjEel/14:33
tpbTitle: Snippet | IRCCloud (at www.irccloud.com)14:33
alexandarkostovibut top.v is there14:33
daveshah`-top` takes the name of the top module, not the top Verilog file14:33
daveshahthat should just be `top`, if that is what your top module is called14:34
alexandarkostoviokay, so when doing:14:34
alexandarkostovisynth_ice40 top -blif top.blif14:35
alexandarkostoviit gives an error14:35
daveshahno, it should be synth_ice40 -top top -blif top.blif14:35
alexandarkostovihttps://www.irccloud.com/pastebin/WwoTmAAt/14:36
tpbTitle: Snippet | IRCCloud (at www.irccloud.com)14:36
alexandarkostoviagain error14:36
daveshahthat is because your top module isn't called top14:36
daveshahyou also need to give your Verilog to source to yosys, either by adding it as a command line argument or also calling read_verilog top.v before synth14:37
alexandarkostovihttps://usercontent.irccloud-cdn.com/file/OJNK6zE2/Screenshot%20from%202018-07-29%2016-32-01.png14:37
daveshahso what is the full Yosys command you are calling?14:37
alexandarkostovisynth_ice40 -top top -blif top.blif14:39
daveshahok, before that you need to do read_verilog top.v uart.v {plus any other Verilog files}14:39
alexandarkostoviwill try, brb14:39
alexandarkostovihttps://www.irccloud.com/pastebin/jMH0kypX/14:40
tpbTitle: Snippet | IRCCloud (at www.irccloud.com)14:40
daveshahclearly top.v includes defines.v, but defines.v doesn't exist14:41
alexandarkostoviseen, deleted, now it shows error for unexpected =14:42
daveshahthat sounds like another syntax error14:42
alexandarkostovisaw it where it is14:45
alexandarkostovinow works14:45
alexandarkostovithanks for help!14:45
daveshahno problem14:46
daveshahenjoy yosys!14:46
alexandarkostovii defenetly do14:46
alexandarkostoviits awesome14:46
promach_daveshah: why would multiclock induction failed at one line of the code, but the trace does not show that it failed ? is it possible ?15:55
*** m_t has quit IRC16:14
*** pie_ has joined #yosys16:32
*** pie_ has quit IRC16:34
*** pie_ has joined #yosys16:36
*** pie__ has joined #yosys16:36
*** pie_ has quit IRC16:36
*** pie_ has joined #yosys16:56
*** pie__ has quit IRC16:58
*** emeb has quit IRC17:03
*** emeb has joined #yosys17:15
*** dys has quit IRC17:34
*** goldfinger has quit IRC17:42
*** kraiskil has joined #yosys17:47
*** leviathan has quit IRC17:51
*** leviathan has joined #yosys17:57
*** maikmerten has joined #yosys18:47
*** kraiskil has quit IRC19:10
*** promach_ has quit IRC19:23
*** dys has joined #yosys19:24
*** m_t has joined #yosys20:16
*** maikmerten has quit IRC20:54
*** emeb has quit IRC21:05
*** lutsabound has quit IRC21:12
*** leviathan has quit IRC21:21
*** dys has quit IRC21:29
*** jwhitmore has quit IRC21:30
*** emeb has joined #yosys21:32
*** kraiskil has joined #yosys21:51
*** kraiskil has quit IRC22:08
*** kraiskil has joined #yosys22:23
ZipCPUpromach: Is it possible?  Only if there's a bug in yosys.  So far, every time you've made a similar statement there's been a bug in your code.22:24
*** kraiskil has quit IRC23:00
*** danieljabailey has quit IRC23:04
*** danieljabailey has joined #yosys23:05

Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!