| *** tpb has joined #yosys | 00:00 | |
| *** promach_ has joined #yosys | 00:46 | |
| *** promach_ has quit IRC | 01:34 | |
| promach | I am bit stucked at UART multiclock induction as in https://i.imgur.com/c0iLxUu.png . I hope some inputs could give me something that I could work on | 02:32 |
|---|---|---|
| *** emeb has quit IRC | 03:33 | |
| *** emeb_mac has joined #yosys | 03:36 | |
| *** seldridge has quit IRC | 03:56 | |
| *** aiju has quit IRC | 05:29 | |
| *** leviathan has joined #yosys | 05:31 | |
| *** aiju has joined #yosys | 05:32 | |
| *** dys has joined #yosys | 06:14 | |
| *** sklv has quit IRC | 06:59 | |
| *** xerpi has joined #yosys | 07:01 | |
| *** [X-Scale] has joined #yosys | 07:01 | |
| keesj | promach: what is multiclock induction? | 07:03 |
| *** X-Scale has quit IRC | 07:04 | |
| *** [X-Scale] is now known as X-Scale | 07:04 | |
| *** emeb_mac has quit IRC | 07:04 | |
| keesj | what is the difference between &shift_reg == 1 and shift_reg == 0? | 07:09 |
| promach | keesj: multiclock means dissimilar clock domain | 07:12 |
| promach | keesj: I think I know what is missing in my assertions | 07:13 |
| promach | thanks keesj | 07:13 |
| *** GuzTech has joined #yosys | 07:23 | |
| *** dys has quit IRC | 07:35 | |
| *** aiju has quit IRC | 07:53 | |
| keesj | I think .. this is called clock domain crossing | 07:54 |
| promach | yup | 08:00 |
| keesj | cool | 08:10 |
| *** aiju has joined #yosys | 08:17 | |
| *** AlexDaniel has quit IRC | 08:21 | |
| *** mjoldfield has quit IRC | 08:34 | |
| *** leviathan has quit IRC | 08:55 | |
| *** fsasm has joined #yosys | 09:01 | |
| *** _whitelogger has quit IRC | 10:01 | |
| *** _whitelogger has joined #yosys | 10:03 | |
| *** aiju has quit IRC | 10:15 | |
| *** grummel has quit IRC | 10:22 | |
| *** aiju has joined #yosys | 10:24 | |
| *** aiju has quit IRC | 11:13 | |
| *** xerpi has quit IRC | 11:22 | |
| *** aiju has joined #yosys | 11:34 | |
| *** grummel has joined #yosys | 11:41 | |
| ZipCPU | &shift_reg uses the reduction operator to "and" all of the bits in shift_reg together. If the result is one, then all of the bits must've been true. | 11:44 |
| ZipCPU | keesj | 11:44 |
| ZipCPU | keesj: Using multiple clocks is not called a clock domain crossing (CDC). It only becomes a CDC when data from one of those clock domains (transmitter) crosses over and into another (the receiver) | 11:45 |
| keesj | I will get myself a nice verilog book for the summer! | 11:55 |
| *** kraiskil has joined #yosys | 11:55 | |
| *** indy has quit IRC | 12:52 | |
| *** mjoldfield has joined #yosys | 13:40 | |
| *** jwhitmore has joined #yosys | 13:40 | |
| *** promach_ has joined #yosys | 13:54 | |
| *** leviathan has joined #yosys | 14:05 | |
| *** kraiskil has quit IRC | 14:27 | |
| *** kensan_ is now known as Kensan | 15:04 | |
| *** indy has joined #yosys | 15:06 | |
| *** seldridge has joined #yosys | 15:23 | |
| *** emeb has joined #yosys | 15:27 | |
| *** GuzTech has quit IRC | 15:38 | |
| *** m_w has joined #yosys | 16:19 | |
| *** [X-Scale] has joined #yosys | 16:35 | |
| *** X-Scale has quit IRC | 16:38 | |
| *** [X-Scale] is now known as X-Scale | 16:38 | |
| *** dys has joined #yosys | 16:40 | |
| *** indy has quit IRC | 16:43 | |
| *** seldridge has quit IRC | 16:45 | |
| *** tinyfpga has quit IRC | 16:50 | |
| *** tinyfpga has joined #yosys | 16:53 | |
| *** indy_ has joined #yosys | 17:04 | |
| *** Kensan has left #yosys | 17:20 | |
| *** promach_ has quit IRC | 17:22 | |
| *** fsasm has quit IRC | 17:27 | |
| *** seldridge has joined #yosys | 17:29 | |
| *** sklv has joined #yosys | 17:35 | |
| *** seldridge has quit IRC | 17:37 | |
| *** seldridge has joined #yosys | 18:37 | |
| *** X-Scale has quit IRC | 18:38 | |
| *** X-Scale has joined #yosys | 18:53 | |
| mithro | Hrm -- the example at https://github.com/cliffordwolf/icestorm/tree/master/examples/iceblink doesn't seem to work on my iceblink40 board :-/ | 19:17 |
| tpb | Title: icestorm/examples/iceblink at master · cliffordwolf/icestorm · GitHub (at github.com) | 19:17 |
| daveshah | I think the pinout may be different between hx and lp | 19:21 |
| daveshah | Not entirely sure though | 19:21 |
| daveshah | Also, the iceblink uses a really weird programmer | 19:22 |
| daveshah | mithro: ^ | 19:22 |
| mithro | Hrm -- the pcf file uses numbers but board seems to have a BGA numbers? http://www.latticesemi.com/view_document?document_id=47108 | 19:25 |
| daveshah | mithro: yes that's what I meant above | 19:28 |
| daveshah | You have the LP board with the BGA, Clifford was using the HX board with the qfp | 19:28 |
| daveshah | Blame lattice for having two almost identical but incompatible boards | 19:28 |
| *** mazzoo has quit IRC | 19:31 | |
| *** mazzoo has joined #yosys | 19:31 | |
| mithro | Yeah - looks like it | 19:37 |
| mithro | daveshah: Okay, that seems to be working now | 19:38 |
| mithro | lunch time for me! | 19:38 |
| daveshah | Great! Enjoy lunch | 19:38 |
| mithro | daveshah: Sent a pull request with an update to the readme at https://github.com/cliffordwolf/icestorm/pull/169 | 20:24 |
| tpb | Title: Update README to be clearer by mithro · Pull Request #169 · cliffordwolf/icestorm · GitHub (at github.com) | 20:25 |
| *** mobius has quit IRC | 20:27 | |
| daveshah | mithro: Thanks! | 20:28 |
| mithro | daveshah: I'll probably send through a working pcf file shortly | 20:28 |
| mithro | ZipCPU: you ponged? | 20:39 |
| ZipCPU | I'm here. ;) | 20:39 |
| *** ravenexp has quit IRC | 20:54 | |
| *** ravenexp has joined #yosys | 20:56 | |
| *** AlexDaniel has joined #yosys | 20:59 | |
| *** jwhitmore has quit IRC | 21:02 | |
| *** leviathan has quit IRC | 21:04 | |
| *** jwhitmore has joined #yosys | 21:20 | |
| *** pie_ is now known as ^pie_^ | 21:26 | |
| *** emeb has quit IRC | 21:42 | |
| *** emeb has joined #yosys | 21:44 | |
| *** ^pie_^ is now known as pie_ | 22:41 | |
| *** jwhitmore has quit IRC | 22:59 | |
| *** m_w has quit IRC | 23:11 | |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!
