Friday, 2018-06-01

*** tpb has joined #yosys00:00
*** emeb_mac has joined #yosys00:33
*** seldridge has joined #yosys00:42
*** dxld has quit IRC00:48
*** dxld has joined #yosys00:52
*** develonepi3 has quit IRC00:53
*** seldridge has quit IRC01:23
*** proteusguy has quit IRC01:42
*** digshadow has quit IRC02:17
*** digshadow has joined #yosys02:42
*** emeb has quit IRC02:45
*** leviathan has joined #yosys02:49
*** danieljabailey has joined #yosys03:00
*** danieljabailey has quit IRC03:17
*** danieljabailey has joined #yosys03:19
*** ZipCPU has quit IRC03:48
*** AlexDaniel has quit IRC03:48
*** knielsen has quit IRC03:48
*** kmehall has quit IRC03:48
*** thoughtpolice has quit IRC03:48
*** rqou has quit IRC03:48
*** jhol has quit IRC03:48
*** rqou has joined #yosys03:51
*** danieljabailey has quit IRC03:51
*** danieljabailey has joined #yosys03:53
*** leviathan has quit IRC04:53
*** cemerick has joined #yosys05:18
*** cemerick_ has joined #yosys06:05
*** gnufan1 has quit IRC06:09
*** cemerick has quit IRC06:09
*** cemerick_ has quit IRC06:32
*** janrinze has quit IRC06:51
*** emeb_mac has quit IRC07:12
*** AlexDaniel has joined #yosys07:23
*** GuzTech has joined #yosys07:25
*** proteusguy has joined #yosys07:32
*** GuzTech has quit IRC07:48
*** ZipCPU has joined #yosys07:51
*** knielsen has joined #yosys07:51
*** kmehall has joined #yosys07:51
*** thoughtpolice has joined #yosys07:51
*** jhol has joined #yosys07:51
*** GuzTech has joined #yosys07:59
*** AlexDaniel has quit IRC09:23
*** promach has quit IRC09:33
*** andi- has quit IRC09:40
*** andi- has joined #yosys09:47
*** m_t has joined #yosys09:49
*** AlexDaniel has joined #yosys09:55
*** sklv has quit IRC09:56
*** sklv has joined #yosys09:57
*** andi- has quit IRC09:58
*** AlexDaniel has quit IRC10:05
*** andi- has joined #yosys10:13
*** AlexDaniel has joined #yosys10:21
*** clifford has joined #yosys10:36
*** ChanServ sets mode: +o clifford10:36
*** AlexDaniel has quit IRC10:48
*** m_t has quit IRC10:49
*** proteus-guy has joined #yosys11:03
*** leviathan has joined #yosys11:42
*** leviathan has quit IRC11:44
*** leviathanch has joined #yosys11:44
*** AlexDaniel has joined #yosys12:00
*** andi- has quit IRC12:01
*** develonepi3 has joined #yosys12:41
*** dys has joined #yosys13:48
*** promach has joined #yosys14:14
*** dxld has quit IRC14:15
*** kensan has quit IRC15:00
*** promach_ has joined #yosys15:04
*** andi- has joined #yosys15:16
*** promach_ has quit IRC15:29
*** promach_ has joined #yosys15:30
promach_hi guys, using $past(variable) on the condition for assert(variable) is not helpful for yosys-smtbmc temporal induction, right ?15:34
promach_https://github.com/promach/UART/blob/development/rtl/test_UART.v#L141-L15215:34
tpbTitle: UART/test_UART.v at development · promach/UART · GitHub (at github.com)15:35
*** dxld has joined #yosys15:35
*** dxld has quit IRC15:52
ZipCPUNo, promach_: it should be just find for induction.15:55
promach_ZipCPU: but I really doubt, because $past(variable) could be of anything in induction, right ?15:56
ZipCPUThe only issues are that it will only work in a clocked always block, the "erroneous" trace will appear on the second to the last clock, and who knows what past references on the very first time step during induction.15:57
ZipCPU(You'll have to recover from that first timestep in the following time steps)15:57
promach_ZipCPU: but I am using $past(variable) on the condition for assert(variable) in induction16:13
ZipCPUYes, that was what I thought I was talking about.16:13
ZipCPUI do it all the time.16:14
promach_hmm... probably I should look for the induction bug at some other place in my code then16:14
*** dxld has joined #yosys16:15
*** dxld has quit IRC16:25
*** promach_ has quit IRC16:26
*** dxld has joined #yosys16:29
*** emeb_mac has joined #yosys16:34
*** dxld has quit IRC16:43
*** dxld has joined #yosys16:52
*** dxld has quit IRC16:57
*** emeb_mac has quit IRC17:01
*** GuzTech has quit IRC17:07
*** dxld has joined #yosys17:21
*** dxld has quit IRC17:25
*** dxld has joined #yosys17:36
*** leviathanch has quit IRC17:40
*** land_of_ruin has joined #yosys17:46
*** dxld has quit IRC17:47
*** dxld has joined #yosys17:50
*** land_of_ruin has quit IRC17:56
*** azzizi has quit IRC18:00
*** azzizi has joined #yosys18:01
azziziHi can anyone please tell me if the 'passes' can be written in python ? or using c++ is a must?18:01
azziziTo clarify passes on the RTLIL18:01
*** dxld has quit IRC18:03
*** dxld has joined #yosys18:06
ZipCPUazzizi: I would imagine they could be written in Python, don't see why not, however you might need to build your own patched infrastructure to make that happen.18:07
azzizicould you please elaborate on 'patched infrastructure' a bit more ? Not getting that18:09
azzizie.g. i would like to add some things on the RTLIL suppose say with python ...what are the things to keep in mind18:10
*** dxld has quit IRC18:19
ZipCPUMy point is specifically that the current infrastructure doesn't include python.  You would need to connect your pythong code to yosys yourself.18:23
*** digshadow has quit IRC18:24
*** digshadow has joined #yosys18:52
*** dxld has joined #yosys18:52
*** cemerick_ has joined #yosys18:53
*** cemerick_ has quit IRC19:13
*** dxld has quit IRC19:46
*** dxld has joined #yosys19:50
*** m_t has joined #yosys19:56
*** dxld has quit IRC20:00
*** dxld has joined #yosys20:07
*** m_w has joined #yosys20:26
*** proteusguy has quit IRC20:28
*** dxld has quit IRC20:28
*** dxld has joined #yosys20:37
*** cemerick_ has joined #yosys20:40
*** xerpi has joined #yosys20:54
*** cemerick_ has quit IRC20:56
*** m_w has quit IRC21:05
*** m_w has joined #yosys21:09
*** dxld has quit IRC21:10
*** dxld has joined #yosys21:13
*** dys has quit IRC21:14
*** dxld has quit IRC21:38
*** cemerick_ has joined #yosys21:41
*** cemerick_ has quit IRC21:47
*** xerpi has quit IRC22:23
*** m_t has quit IRC22:27
*** develonepi3 has quit IRC22:34
*** dxld has joined #yosys22:36
*** dxld has quit IRC22:48
*** dxld has joined #yosys22:51

Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!