| *** tpb has joined #yosys | 00:00 | |
| *** seldridge has quit IRC | 00:04 | |
| *** AlexDaniel has joined #yosys | 01:11 | |
| *** xrexeon has quit IRC | 01:50 | |
| *** xrexeon has joined #yosys | 01:50 | |
| *** xrexeon has quit IRC | 01:52 | |
| *** xrexeon has joined #yosys | 01:57 | |
| *** emeb has quit IRC | 02:10 | |
| *** digshadow has quit IRC | 02:35 | |
| *** seldridge has joined #yosys | 02:44 | |
| *** dys has quit IRC | 02:53 | |
| *** xrexeon has quit IRC | 02:58 | |
| *** AlexDaniel has quit IRC | 03:02 | |
| *** Marex has quit IRC | 04:28 | |
| *** Marex has joined #yosys | 04:30 | |
| *** digshadow has joined #yosys | 04:58 | |
| *** seldridge has quit IRC | 04:59 | |
| *** dys has joined #yosys | 06:37 | |
| *** leviathan has joined #yosys | 06:45 | |
| *** leviathan has quit IRC | 06:49 | |
| *** leviathan has joined #yosys | 06:50 | |
| *** pie_ has quit IRC | 06:53 | |
| *** pie_ has joined #yosys | 07:29 | |
| *** dys has quit IRC | 08:31 | |
| *** pie_ has quit IRC | 08:31 | |
| *** lvrp16 has quit IRC | 08:34 | |
| *** lvrp16 has joined #yosys | 08:35 | |
| *** GuzTech has joined #yosys | 08:45 | |
| *** xrexeon has joined #yosys | 10:12 | |
| *** pie_ has joined #yosys | 10:31 | |
| *** pie_ has quit IRC | 10:48 | |
| *** pie_ has joined #yosys | 10:57 | |
| *** eduardo__ has joined #yosys | 11:07 | |
| *** gnufan has quit IRC | 11:11 | |
| *** eduardo_ has quit IRC | 11:11 | |
| *** gnufan has joined #yosys | 11:14 | |
| *** cemerick has quit IRC | 11:39 | |
| *** SpaceCoaster has quit IRC | 12:03 | |
| *** SpaceCoaster has joined #yosys | 12:05 | |
| *** cemerick has joined #yosys | 12:23 | |
| *** xrexeon has quit IRC | 12:24 | |
| *** xrexeon has joined #yosys | 12:26 | |
| *** gnufan has quit IRC | 12:34 | |
| *** gnufan has joined #yosys | 12:39 | |
| *** pie_ has quit IRC | 12:46 | |
| *** cemerick has quit IRC | 13:15 | |
| mattvenn_ | have people seen this? https://github.com/tinyfpga/TinyFPGA-Bootloader | 13:44 |
|---|---|---|
| tpb | Title: GitHub - tinyfpga/TinyFPGA-Bootloader: An open source USB bootloader for FPGAs (at github.com) | 13:44 |
| mattvenn_ | cool to see usb serial endpoint on the fpga itself | 13:45 |
| *** AlexDaniel has joined #yosys | 13:46 | |
| ZipCPU | Yeah, I've seen it, and ... it's on my to do list for my tinyzip project to use it. | 13:48 |
| ZipCPU | I've dug into it a couple of times, but ... I'm not ready to say I truly understand it (yet). | 13:48 |
| ZipCPU | I managed to get past the physical layer in my understanding, but only just. The next layer had more options to be supported than I was expecting. | 13:48 |
| mattvenn_ | I think I need to understand how the usb protocol works to establish endpoints. | 13:51 |
| ZipCPU | Exactly. I want a USB serial port, in addition to his protocol. | 13:52 |
| mattvenn_ | Isn't it a serial port already? Thought that was the point of it | 13:53 |
| ZipCPU | :D | 13:54 |
| ZipCPU | Yes, no, sort of ... I mean, I want more of a traditional serial port capability, sort of like most FTDI chips provide | 13:54 |
| ZipCPU | USB on one end, serial on the other. | 13:55 |
| *** seldridge has joined #yosys | 14:41 | |
| *** m_w_ has joined #yosys | 14:52 | |
| *** m_w_ has joined #yosys | 14:52 | |
| awygle | I have a similar intention, but I know next to nothing about usb, sadly | 15:23 |
| *** pie_ has joined #yosys | 15:23 | |
| ZipCPU | That's what makes tinyfpga's boot loader all the more valuable. | 15:27 |
| *** afm__ has joined #yosys | 15:34 | |
| *** afm__ has quit IRC | 15:38 | |
| *** emeb has joined #yosys | 15:52 | |
| *** GuzTech has quit IRC | 16:48 | |
| *** digshadow has quit IRC | 17:01 | |
| *** pie_ has quit IRC | 17:13 | |
| *** cemerick has joined #yosys | 17:27 | |
| *** digshadow has joined #yosys | 17:33 | |
| *** GuzTech has joined #yosys | 18:06 | |
| *** nonlinear has joined #yosys | 18:57 | |
| *** svenn has joined #yosys | 19:16 | |
| *** dys has joined #yosys | 19:33 | |
| *** seldridge has quit IRC | 20:06 | |
| *** seldridge has joined #yosys | 20:25 | |
| *** seldridge has quit IRC | 20:39 | |
| *** sklv has joined #yosys | 20:51 | |
| *** seldridge has joined #yosys | 20:52 | |
| shapr | ZipCPU: weird question, when routing it loaded onto an FPGA does that make physical electrical connections? | 21:06 |
| shapr | I've often wanted to find a way to make a reconfigurable antenna, and being able to arbitrarily change the shape of the routing on an FPGA might work? | 21:06 |
| ZipCPU | You mean ... when loading a binary file onto an FPGA? Are physical electrical connections made internal to the FPGA? | 21:07 |
| ZipCPU | shapr: I've seen that proposed before, but never within an FPGA. | 21:07 |
| ZipCPU | But, the bottom line, is that physical connections are made. | 21:07 |
| ZipCPU | Not sure to what extent you could get an analog signal out of a digital device, though. | 21:08 |
| shapr | oh, good point | 21:08 |
| shapr | could I connect the routing wires to an out port on the FPGA? | 21:08 |
| shapr | or is that buffered or otherwise not a direct electrical connection? | 21:08 |
| awygle | shapr: this is Kind Of A Thing, But Not Really | 21:08 |
| ZipCPU | That's buffered. | 21:08 |
| shapr | awygle: oh? tell me more? | 21:08 |
| awygle | and less so in modern fpgas which mostly use unidirectional buffers | 21:08 |
| awygle | i've read three or four research papers about it | 21:09 |
| sorear | it's been done before, but it doesn't work the same way on two FPGAs | 21:09 |
| awygle | shapr: you'd also certainly be interested in Kymeta if you're not aware of them | 21:09 |
| * shapr googles | 21:09 | |
| sorear | fpgas are specced to have reproducable digitial properties, not analog properties | 21:09 |
| ZipCPU | If you want to create RF energy from the output pins of an FPGA, that's not very hard. Actually, it's harder not to. | 21:09 |
| awygle | they set up a standing wave in what's basically an LCD screen and switch the pixels to create aperture antennas (to first order) | 21:09 |
| sorear | I thought this was one of the case studies in _On the Origin of Circuits_ but no | 21:09 |
| shapr | that's exactly the kind of thing I've been wondering how to do | 21:10 |
| shapr | awygle: what are the titles or authors of those research papers? | 21:10 |
| ZipCPU | Gosh, and I just wanted to overload the FM radio's in the house .../ | 21:10 |
| awygle | trying to find one... they basically all concluded "this is a bad idea" | 21:10 |
| awygle | so i didn't really save them | 21:10 |
| shapr | My first thought was whether I could use one of the MEMS mirror devices | 21:11 |
| *** cemerick has quit IRC | 21:11 | |
| shapr | since they have extremely small mirrors that can each have their angle changed separately | 21:11 |
| awygle | that's done for free space optical communication (lasercomm) | 21:11 |
| awygle | sometimes | 21:11 |
| shapr | the mirrors are not electrically connected, so that won't work | 21:12 |
| awygle | oo http://blog.executivebiz.com/2017/09/kymeta-to-develop-ka-band-cubesat-antennas-for-nasa/ i have to call my friend at kymeta, we used to talk about this all the time | 21:12 |
| shapr | and MEMS devices are much smaller than most antennas | 21:12 |
| tpb | Title: Kymeta to Develop Ka-Band CubeSat Antennas for NASA | ExecutiveBiz (at blog.executivebiz.com) | 21:12 |
| shapr | and while the research on fractal antennas showed that microscale features really do make a difference to how well an antenna functions, I still don't know how to make this workable | 21:13 |
| awygle | shapr: http://data.satirg.org/wp-content/uploads/2016/05/Inmarsat-IDC16-Hardware10-Kymeta.pdf this is the best kymeta paper i can find, can't find any of the "fpga antenna" ones | 21:15 |
| shapr | awygle: thanks! | 21:16 |
| shapr | oh, I applied to an FPGA compiler writer engineer job at Google this past weekend | 21:16 |
| shapr | no way I'll get it, but some other people here should check it out | 21:17 |
| shapr | Google X is doing something *really* interested | 21:17 |
| shapr | of course I can't find it now, I'll post a link to it later. | 21:21 |
| *** pie_ has joined #yosys | 21:44 | |
| *** mjo_ has quit IRC | 21:53 | |
| *** mjo-uk has joined #yosys | 22:04 | |
| *** seldridge has quit IRC | 22:10 | |
| *** leviathan has quit IRC | 22:11 | |
| *** GuzTech has quit IRC | 22:39 | |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!