| *** tpb has joined #vtr-dev | 00:00 | |
| *** digshadow has quit IRC | 02:32 | |
| *** digshadow has joined #vtr-dev | 02:53 | |
| jhol | mithro: hi | 09:31 |
|---|---|---|
| *** ZipCPU has joined #vtr-dev | 10:30 | |
| *** maartenBE has joined #vtr-dev | 10:39 | |
| mithro | jhol: morning! | 14:41 |
| mithro | jhol: Can you check that I merged everything correctly? | 14:43 |
| jhol | sure | 16:23 |
| jhol | is there anything significant you had to drop? | 16:23 |
| jhol | mithro | 16:23 |
| digshadow | jhol: btw I have a rough version of the rr graph library done, but it needs testing / debugging | 17:05 |
| digshadow | (also it needs an XML export still for misc parts) | 17:06 |
| digshadow | but that part should be relatively straightforward | 17:06 |
| mithro | morning digshadow | 17:15 |
| mithro | jhol: I think the big thing I dropped was the xmlsort removal patch | 17:15 |
| jhol | digshadow: that's exciting | 18:01 |
| jhol | -- how far through are you in constructing the graph? | 18:02 |
| jhol | lots of wires and muxes | 18:03 |
| *** digshadow has quit IRC | 18:14 | |
| *** digshadow has joined #vtr-dev | 18:33 | |
| digshadow | jhol: last week I had some stuff going on and wasn't able to make as much progress as I was hoping | 18:36 |
| digshadow | so this week mostly focused on getting the core library up with a small hypothetical FPGA | 18:36 |
| digshadow | this coming week will be ice40 stuff, but hopefully I can leverage some of the stuff mithro already has | 18:36 |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!