| *** tpb has joined #vtr-dev | 00:00 | |
| *** digshadow has quit IRC | 03:23 | |
| *** digshadow has joined #vtr-dev | 04:53 | |
| *** tpb has joined #vtr-dev | 08:13 | |
| *** vtrbot has quit IRC | 08:15 | |
| *** vtrbot has joined #vtr-dev | 08:22 | |
| kem_ | Defining terminology/concepts is an area where VTR's documentation is weak and could be improved | 13:41 |
|---|---|---|
| kem_ | I'd be very happy to merge documentation PR's which improve things | 13:43 |
| kem_ | Most of the terminology comes from the FPGA Architecture research literature. | 13:45 |
| kem_ | The classic reference (which covers both FPGA Architecture and VPR) is: https://dl.acm.org/citation.cfm?id=553523 | 13:47 |
| tpb | Title: Architecture and CAD for Deep-Submicron FPGAs (at dl.acm.org) | 13:47 |
| *** digshadow has left #vtr-dev | 16:49 | |
| *** digshadow has joined #vtr-dev | 18:43 | |
| digshadow | mithro: reading through the original arch.xml paper, it talks about representing fractionable LUTs as clusters. I take it this would work easily well for Xilinx BRAM which can be fractured into 2x18 or 1x36? | 22:47 |
| mithro | digshadow: Yes | 23:20 |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!