Monday, 2020-11-16

*** tpb has joined #tomu00:00
*** feuerrot has quit IRC06:40
*** feuerrot has joined #tomu06:40
*** mtretter has joined #tomu07:21
*** eater has quit IRC09:15
*** eater has joined #tomu09:16
*** gio has quit IRC12:39
leonsI'm currently trying to synthesize a LiteX SoC for Fomu,, using the target and platform definitions of litex-hub/litex-boards12:59
leonsUnfortunately, yosys complains that the module "IFS1P3BX" is not part of the design12:59
leonsI'd be happy to get a pointer on where to look for the definition of that module or what I could be doing wrong :) Essentially I haven't modified the definitions and I'm on a recent LiteX commit13:01
tntThat's a ECP5 primitive.13:01
tntfomu is ice4013:01
daveshahI think there was some refactoring of this stuff in litex recently, perhaps ice40 and ecp5 accidentally got mixed13:02
leonsAh, I see. Then it makes sense why it won't work :)13:03
leonsOne should of course read the FIXME statements in the source code, there are some manual fixes required in the pulled valentyusb14:09
leonsNow I'm at `ERROR: Unable to place cell 'storage_2[5]_SB_DFFESR_Q_1_DFFLC', no Bels remaining of type 'ICESTORM_LC'`14:09
tntSo your design is too large ... doesn't fit.14:10
leonsBut I guess that is an issue on the LiteX side? Since naturally the gateware must have fit onto the FPGA in the past14:10
tntIt's always been super full so any tiny change could have pushed it over the line.14:11
tntIt's not impossible that a bug fix that maade the logic slightly bigger would break it.14:11
leonsI see. That would've been my question anyways :)14:11
*** CarlFK has quit IRC14:12
leonsI would've tried to integrate the VexRiscv "full" variant, but I guess I shouldn't have too high hopes for that to fit then?14:13
tntNot a chance14:14
leonshaha that's good to know :)14:14
*** CarlFK has joined #tomu14:15
leonsOut of curiosity: Are there even any Lattice ICE40 FPGAs with a similar footprint but more LUTs?14:24
*** CarlFK has quit IRC14:30
*** ssb has quit IRC14:31
*** Toba has quit IRC14:31
tntThere is the HX8k which has more LUTs. doesn't come in QFN, only BGA but about same physical size.14:31
*** Toba has joined #tomu14:31
*** ssb has joined #tomu14:31
tnt_however_ ...14:31
tntit doesn't have the large 1 MBit internal SRAM block :/14:32
*** Toba is now known as Guest2029014:32
leonsright, 128kbit RAM isn't a lot to work with14:35
leonsGiven that the FOMU is already quite barebones in terms of supported peripherals, I suppose there isn't a lot I can throw out to make room? Maybe the Wishbone-USB bridge?14:37
leonsUnfortunately I'd like to keep the CPU :)14:37
tntI'm not sure what the fomu default config has tbh. But I can definitely make a USB enabled risc-v fit in ~ half the logic.14:40
leonstnt: That sounds promising. I've only been working on an ArtyA7 until now, I don't know what to expect from the FOMU. I'll continue to experiment and see how to make it fit.14:47
*** gio has joined #tomu15:09
*** mtretter has quit IRC17:19
*** im-tomu has left #tomu18:17
*** im-tomu has joined #tomu18:17
*** scientes has quit IRC19:12
*** scientes has joined #tomu19:18
*** scientes has quit IRC19:19
*** scientes has joined #tomu19:19
*** scientes has quit IRC19:21
*** scientes has joined #tomu19:21
*** scientes has quit IRC19:24
*** scientes has joined #tomu19:24
*** CarlFK has joined #tomu19:33
*** alexhw_ has joined #tomu21:53
*** alexhw has quit IRC21:54
*** coderobe has quit IRC22:35
*** eater has quit IRC22:36
*** eater has joined #tomu22:37
*** coderobe has joined #tomu22:37
*** im-tomu has left #tomu23:03
*** im-tomu has joined #tomu23:03

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!