Wednesday, 2019-01-02

*** tpb has joined #timvideos00:00
*** mauz555 has joined #timvideos01:50
*** CarlFK has joined #timvideos02:48
*** ChanServ sets mode: +v CarlFK02:48
*** mauz555 has quit IRC02:50
*** futarisIRCcloud has joined #timvideos03:06
*** mauz555 has joined #timvideos03:52
*** mauz555 has quit IRC04:43
*** mauz555 has joined #timvideos05:22
*** mauz555 has quit IRC05:34
CarlFKmithro: do you know if bunny is coming to LCA?  and / or hackfest?05:45
xobsCarlFK: bunnie's not going to LCA this year.05:46
CarlFKxobs: aww.05:47
CarlFKxobs: someone here might come that wants to mess with pcb layout of something like Pink Zybo board to take off most of the stuff and make a little camera thingy05:49
CarlFKyou or anyone want to play with that ?05:50
xobsCarlFK: if I have time, perhaps.05:51
CarlFKneat - I wonder if there is room at the hackfest05:51
futarisIRCcloudCarlFK: Are you talking about the pynq.io boards?05:52
*** mauz555 has joined #timvideos05:53
CarlFKfutarisIRCcloud: synaption[m] (standing here but not looged in)_ says "yes, well, pynq.io but the Zybo is the one with the camera)05:59
futarisIRCcloudOh. Zybo Z7, I guess...06:03
CarlFKcould be - he left for the night06:59
*** rohitksingh has joined #timvideos07:17
*** mauz555 has quit IRC07:31
*** CarlFK has quit IRC07:56
*** rohitksingh has quit IRC08:03
*** CarlFK has joined #timvideos08:22
*** ChanServ sets mode: +v CarlFK08:22
*** rohitksingh_work has joined #timvideos08:29
xobsmithro: The good news is that I can verify that the USB shift register works, mostly. The CPU can read packets, and can send packets, and both the CPU and my logic analyzer are correctly decoding things!09:15
xobsThe bad news is that the CPU isn't fast enough to do the MAC in software.09:15
cr1901_modernIs it running from flash?09:16
xobsNo, BRAM09:16
xobsBROM?09:16
cr1901_modernuh oh...09:16
xobsI suspect the vexriscv interrupt latency is too long.09:16
xobsBut that's okay! mithro is working on a USB state machine, so this is a solvable problem.09:17
*** futarisIRCcloud has quit IRC09:26
mithroxobs: It would be good to understand the actual latency of VexRISCV interrupts09:52
mithroxobs: The SYNC byte doesn't end up in the input FIFO09:52
mithroxobs: But you do need the SYNC byte in the output FIFO09:53
xobsmithro: It would.  There are 18 instructions in the trap handler that execute before isr(), so that's certainly one source of latency.09:53
mithroxobs: 18!?09:53
xobsAnd I noticed that w.r.t. sync bytes. I added them in, and now I can NAK, though it's much too late for the host.09:54
xobshttps://github.com/enjoy-digital/litex/blob/master/litex/soc/software/libbase/crt0-vexriscv.S#L1609:54
tpbTitle: litex/crt0-vexriscv.S at master · enjoy-digital/litex · GitHub (at github.com)09:54
mithroxobs: Yeah - but if you are successfully sending a NAK (even if too late), that is another good piece of the puzzle)09:56
xobsOh, sometimes I even send ACK packets.  Eventually. :)09:56
* xobs uploaded an image: image.png (56KB) < https://matrix.org/_matrix/media/v1/download/matrix.org/lbuEDRAgNEmeCeRYmyXIWjDL >09:57
daveshahI think at CCC we discussed that doubling the CPU clock frequency from 12 to 24MHz with some Yosys/nextpnr tweaks might be possible. I don't know if that would help10:00
xobsdaveshah: it wouldn't hurt! but I think the real solution is to do a state machine in verilog.10:02
mithroxobs: I have SOF packets...10:06
mithros/have/hate/10:06
mithroxobs: https://github.com/mithro/valentyusb/issues10:06
tpbTitle: Issues · mithro/valentyusb · GitHub (at github.com)10:06
xobsmithro: they're so very plentiful, though! the nice thing is you can probably ignore them completely, unless we decide to do something with them later.10:08
mithroxobs: Yeah, it makes hard debugging when you want to trigger on a packet10:10
mithroInteresting -> https://lwn.net/Articles/771621/11:28
tpbTitle: Device-tree schemas [LWN.net] (at lwn.net)11:28
*** rohitksingh_work has quit IRC13:17
*** rohitksingh has joined #timvideos14:48
*** rohitksingh has quit IRC15:56
*** rohitksingh has joined #timvideos15:58
mithroxobs: You still up, or did you go to bed already like a sensible person?16:51
mithroxobs: Did you get anywhere with the USB? I might start working on it again in ~2-3 hours16:54
*** rohitksingh has quit IRC17:10
*** rohitksingh has joined #timvideos17:25
*** CarlFK has quit IRC17:29
*** rohitksingh has quit IRC19:22
*** puck_ has quit IRC20:12
*** puck_ has joined #timvideos20:13
shornemithro: I am going to reply to the guy about nuttx21:22
shorneI have heard of it, I think its great, but really the OS support we listed is based on user/developer contributions21:23
shorneSo far the real support it Linux (expiramental) and the litex firmware21:24
shorneIs that right? have we really done zephyr support?21:24
*** CarlFK has joined #timvideos23:29
*** ChanServ sets mode: +v CarlFK23:29
*** CarlFK has quit IRC23:34
*** CarlFK has joined #timvideos23:38
*** ChanServ sets mode: +v CarlFK23:38
*** futarisIRCcloud has joined #timvideos23:43
futarisIRCcloudhttps://www.crowdsupply.com/1bitsquared/icebreaker-fpga/updates/35c323:49
tpbTitle: iCEBreaker FPGA - 35c3 | Crowd Supply (at www.crowdsupply.com)23:49

Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!