Saturday, 2017-11-04

*** tpb has joined #timvideos00:00
mithrohttps://github.com/embecosm/chiphack03:24
tpbTitle: GitHub - embecosm/chiphack: Repository and Wiki for Chip Hack events. (at github.com)03:24
mithrohttps://github.com/embecosm/chiphack/wiki03:24
tpbTitle: Home · embecosm/chiphack Wiki · GitHub (at github.com)03:24
*** rohitksingh has joined #timvideos04:13
cr1901_modern_florent_: I06:33
cr1901_modern'm overall rather confused by your S6 DDR PHY06:33
cr1901_modernWhy doesn't any of the data bits appear to go through an ODDR2? https://github.com/enjoy-digital/litedram/blob/master/litedram/phy/s6ddrphy.py#L261-L26206:33
tpbTitle: litedram/s6ddrphy.py at master · enjoy-digital/litedram · GitHub (at github.com)06:33
rohitksinghcr1901_modern: iirc S6 has hard-silicon DDR PHY...Most likely that's why you do not see ODDR2.06:49
rohitksinghcr1901_modern: On actually checking the the url you linked above, now I'm also confused :/06:52
cr1901_modernWell, at least I'm in good company06:53
mithrorohitksingh / cr1901_modern: It seems like the output is using SDR?06:56
rohitksinghmithro: still overall it looks like _florent_ implemented PHY from scratch instead of using S6 MIG hard-silicon?06:58
mithrorohitksingh: Yes06:58
mithrorohitksingh: Although S6 MIG hard silicon isn't really a huge amount of real hard silicon06:59
rohitksinghmithro: Ok okay! That is wonderful! :007:00
rohitksinghmithro: okay, didn't know that :/07:00
mithroTake a look at https://github.com/timvideos/HDMI2USB-jahanzeb-firmware/blob/master/ipcore_dir/ddr2ram/user_design/rtl/mcb_raw_wrapper.vhd07:03
tpbTitle: HDMI2USB-jahanzeb-firmware/mcb_raw_wrapper.vhd at master · timvideos/HDMI2USB-jahanzeb-firmware · GitHub (at github.com)07:03
mithroThe only really special thing is "IODRP2_MCB" usage...07:03
mithroWhich is described as07:04
mithroPrimitive: I/O Control Port for the Memory Controller Block07:04
mithroThe IODRP2_MCB is a component used by the Memory Interface Generator (MIG) core in conjunction with the MCB block to implement external memory interfaces. The use of this block outside of MIG is not supported.07:05
mithrohttps://www.xilinx.com/support/documentation/sw_manuals/xilinx11/spartan6_hdl.pdf07:05
rohitksinghmithro: Thanks! So MCB hard-silicon is just BULPLL_MCB + IODRP_MCB...lol :) Xilinx chose to provide no documentation on these07:15
_florent_cr1901_modern: we are using OSERDESE2 and not ODDR2, used as a 4:1 serializer. (you can see an ODDR2 as a 2:1 serializer)07:45
cr1901_modern_florent_: I see, thanks08:16
cr1901_modernmithro: Before I added tinyfpga support to either misoc or litex, I have to get this merged: https://github.com/m-labs/migen/pull/8408:17
tpbTitle: Icestorm Backend Improvements by cr1901 · Pull Request #84 · m-labs/migen · GitHub (at github.com)08:17
cr1901_moderns/added/add/08:17
*** rohitksingh has quit IRC15:04
*** CarlFK has quit IRC21:59
*** tsukasa_au has joined #timvideos22:00
*** CarlFK has joined #timvideos23:06
*** ChanServ sets mode: +v CarlFK23:06
tsukasa_aujimmo: You around?23:16
tsukasa_auI am trying to set up the HDMI2USB stuff on arch, and am hitting a compile error while building QEMU. Mithro suggests you may have hit and fixed the same issue23:17
tsukasa_auAny idea?23:17
CarlFKtsukasa_au: I probably can't help, but pastebin the error23:23
tsukasa_auThe error is http://paste.ubuntu.com/25890398/23:25
tpbTitle: Ubuntu Pastebin (at paste.ubuntu.com)23:25
tsukasa_auIt looks like arch is enabling some warnings as errors (which fail on this older version of qemu)23:25
CarlFKcc1: all warnings being treated as errors - yeah.  any idea how to turn that off?23:31
mithroMaybe "-Wno-werror" ?23:36
CarlFK[m]how do I tell what res monitors I can hook up to a laptop?  I was expecting xrandr --prop --verbose to do it, but nope: http://paste.ubuntu.com/25890461/23:51
tpbTitle: Ubuntu Pastebin (at paste.ubuntu.com)23:51
CarlFK[m]Thinkpad x1 yoga 2nd gen23:52

Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!