Monday, 2016-06-20

*** tpb has joined #timvideos00:00
*** sb0 has joined #timvideos00:38
*** CarlFK has quit IRC01:50
*** panther has joined #timvideos02:05
*** CarlFK has joined #timvideos02:35
*** ChanServ sets mode: +v CarlFK02:35
*** Bertl_zZ is now known as Bertl03:31
*** sb0 has quit IRC04:05
*** shenki has joined #timvideos04:19
*** ChanServ sets mode: +v shenki04:19
*** rohitksingh_work has joined #timvideos04:42
*** sb0 has joined #timvideos06:00
*** aom_ has joined #timvideos06:03
*** aom_ has quit IRC06:37
*** cyrozap has quit IRC07:10
*** cyrozap has joined #timvideos07:10
*** panther_ has joined #timvideos07:34
*** panther has quit IRC07:38
*** RattusRattus has quit IRC07:39
*** aom_ has joined #timvideos08:51
*** aom_ has joined #timvideos08:51
*** thaytan_ is now known as thaytan09:12
*** ChanServ sets mode: +v thaytan09:12
*** sb0 has quit IRC10:10
*** sb0 has joined #timvideos10:16
*** Bertl is now known as Bertl_zZ10:17
*** sb0 has quit IRC10:21
*** ssk1328 has joined #timvideos11:09
ssk1328mithro: Can you review some of the RLE stuff I added. I just need to know I am going into right direction.11:10
ssk1328https://github.com/ssk1328/hdmi2usb-mask-gen/blob/master/repeat.py11:10
tpbTitle: hdmi2usb-mask-gen/repeat.py at master · ssk1328/hdmi2usb-mask-gen · GitHub (at github.com)11:10
cr1901_modernmithro: I'm having trouble building minispartan with input successfully. Cascade of problems, but the main two are that I don't have enough PLLs, and Xilinx map will bitch if I don't connect the Differential signal HDMI inputs to an IBUFDS11:13
cr1901_modernmithro: Instantiating an EDID alone is not enough to get a minimum component test case unfortunately :/. So I'm incrementally adding each module from hdmi_in0 until I get something that satisfies Xilinx11:17
cr1901_modernmithro: Ignore the "PLLs" complaint (I didn't check hdmi_out/phy.py. Have you considered changing the PLL used to generate the 80MHz clock frequency to a DCM, to free up the PLL for input and output?)11:27
cr1901_modernmithro: I'll change minispartan to use DCM to synthesize the system clock if there isn't something that prevents it from working.11:32
rohitksingh_worksab_123: ping?11:33
cr1901_moderncc: _florent_: Have any ideas whether DCMs should work?11:33
*** panther_ is now known as sab_12311:34
sab_123rohitksingh_work, Hi11:34
rohitksingh_worksab_123: ready?11:36
sab_123rohitksingh_work, yes11:36
rohitksingh_workok...I'll be ready in 10 minutes11:37
*** tija has joined #timvideos11:37
*** sb0 has joined #timvideos11:37
sab_123rohitksingh_work, ok11:37
*** rohitksingh has joined #timvideos11:46
rohitksinghsab_123: ping11:53
sab_123rohitksingh, hi11:53
rohitksinghyou got invitation mail?11:53
sab_123rohitksingh, yes11:56
sab_123I joined11:56
sab_123But it got cut11:56
sab_123I am in again11:56
*** sab_123 has quit IRC12:19
*** sab_123 has joined #timvideos12:19
*** cyrozap has quit IRC12:20
*** thaytan has quit IRC12:23
*** thaytan has joined #timvideos12:25
*** ChanServ sets mode: +v thaytan12:25
*** cyrozap has joined #timvideos12:29
*** rohitksingh has quit IRC13:32
*** rohitksingh_work has quit IRC13:58
*** CarlFK has quit IRC14:33
*** ssk1328 has quit IRC14:34
*** sab_123 has quit IRC14:35
*** sb0 has quit IRC15:32
*** aom_ has quit IRC15:33
*** tija has quit IRC15:41
*** CarlFK has joined #timvideos15:56
*** ChanServ sets mode: +v CarlFK15:57
CarlFKmithro: Opsis.. when 2 inputs are hooked up, the hdmi outputs are fine, but there is a little noise on the encoder stream15:59
CarlFKeven when the source of the stream pattern16:00
CarlFKmithro: if I disconnect an input, the no more noise16:00
*** rohitksingh has joined #timvideos16:00
*** Bertl_zZ is now known as Bertl16:22
*** CarlFK has quit IRC16:26
*** rohitksingh has quit IRC16:45
*** CarlFK has joined #timvideos16:58
*** ChanServ sets mode: +v CarlFK16:58
*** MaZderMind has quit IRC17:59
*** MaZderMind has joined #timvideos18:00
CarlFKMaZderMind: doing another show with vocto, and one of my crew has it installed on his core2 due ... the 320x200 test feeds work ... will try 720 tomorrow and see what happens18:07
*** Bertl is now known as Bertl_zZ22:39

Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!