Thursday, 2016-04-07

*** tpb has joined #timvideos00:00
*** CarlFK has joined #timvideos00:24
*** ChanServ sets mode: +v CarlFK00:24
*** CarlFK has quit IRC00:35
*** sb0 has joined #timvideos02:23
*** sb0 has quit IRC03:04
*** sb0 has joined #timvideos03:05
*** paradisaeidae_ has joined #timvideos03:10
*** Lupine_ has quit IRC03:41
*** Bertl is now known as Bertl_zZ04:28
*** CarlFK has joined #timvideos04:36
*** ChanServ sets mode: +v CarlFK04:36
*** sb0 has quit IRC06:37
*** se6astian|away is now known as se6astian07:03
*** paradisaeidae_ has quit IRC08:29
shenkimithro: http://j-core.org/09:05
tpbTitle: J-core Open Processor (at j-core.org)09:05
*** panther has joined #timvideos09:34
*** panther is now known as sab_12309:35
mithroshenki: yeah, I'd seen that before - it is not a very efficient design it seems, also lackes a MMU09:39
mithroLX9 FPGA that can run a J2 at 50mhz09:40
mithroA single instance of the processor with the cache disabled takes up about 60% of an LX9's capacity.09:41
shenkiheh ok09:41
shenkii guess it's a asic design, not something that's made as a soft core09:41
mithroyeah09:46
*** sb0 has joined #timvideos09:47
*** Bertl_zZ is now known as Bertl10:15
mithroshenki: Doing some hacking?10:46
shenkimithro: im trying to install windows, so i can download the update file for a sony android device10:50
shenkiit's the worst10:50
mithroshenki: why not just give up and do some HDMI2USB hacking :P10:50
shenkimithro: hah10:53
shenkimithro: what should i hack on?10:53
mithroshenki: see if you can reproduce my or1k branch10:55
mithroshenki: or getting the or1k linux kernel building10:56
mithroshenki: or getting that UART code upstream :P10:56
shenkiuart code is the worst. i'll look at or1k11:01
mithrohttps://github.com/openrisc/tutorials11:03
tpbTitle: GitHub - openrisc/tutorials: OpenRISC Tutorials (at github.com)11:03
mithroshenki: http://openrisc.io/11:04
tpbTitle: OpenRISC - OpenRISC (at openrisc.io)11:04
mithroshenki: http://openrisc.io/newlib/building.html11:05
tpbTitle: or1k-elf toolchain (newlib port for OpenRISC) (at openrisc.io)11:05
mithroshenki: https://www.kernel.org/doc/readme/arch-openrisc-README.openrisc11:06
mithroshenki: maybe https://github.com/openrisc/tutorials/blob/master/docs/Linux.md too?11:07
tpbTitle: tutorials/Linux.md at master · openrisc/tutorials · GitHub (at github.com)11:07
mithrothe guys in #openrisc are pretty responsive11:07
shenkicool11:08
mithroshenki: I have the binutils and gcc in our conda package11:12
mithroshenki: My branch which adds or1k to HDMI2USB firmware can be found at https://github.com/mithro/HDMI2USB-misoc-firmware/tree/or1k11:12
tpbTitle: GitHub - mithro/HDMI2USB-misoc-firmware at or1k (at github.com)11:12
shenkiok11:26
shenkimithro: are we going with musl or uclibc?11:35
mithroshenki: I'm build a "bare metal" toolchain with newlib11:35
shenkimithro: yeah. according to openrisc.io we want to pick one of the other two for linux11:38
mithroshenki: for user space :)11:38
shenkiluserspace11:38
mithroshenki: Get the kernel booting first :P11:38
shenkiyeah11:38
*** tija has joined #timvideos11:46
shenkimithro: how do i build your hdmi2usb branch?11:54
mithroshenki: same way as normal11:54
mithroshenki: export you add ARCH=or1k11:54
shenkimithro: can i just boot a prebuilt one? or do i need to build11:54
mithroshenki: probably want to build11:54
shenkik11:55
shenkimithro: we need a quickstart for when developers forget how to make it go11:55
mithrohttps://github.com/mithro/HDMI2USB-misoc-firmware/blob/or1k/scripts/README.md#building-the-firmware11:55
tpbTitle: HDMI2USB-misoc-firmware/README.md at or1k · mithro/HDMI2USB-misoc-firmware · GitHub (at github.com)11:55
mithroBRB for the GSoC meeting11:56
shenkisee you there11:56
*** sb0 has quit IRC11:59
shenki+ sudo adduser root dialout12:00
shenkiThe user `root' is already a member of `dialout'.12:00
shenkithats wrong12:00
*** rohitksingh has joined #timvideos12:04
rohitksinghhello! turns out the all 3 independent internet lines at Numato office have died today. I'm on from mobile hotspot, so please excuse (dis)connection issues.12:06
rohitksinghanyone present on VC?12:07
mithroOkay, here now12:07
xfxfrohitksingh: hi! i'm trying to connect in12:07
mithroI wasn't planning on doing a VC12:08
rohitksinghxfxf: hi! :)12:08
rohitksinghohh12:08
rohitksinghgood then12:08
xfxfoh right12:08
xfxfjust here?12:08
_florent_hi12:08
xfxfhi!12:08
rohitksingh_florent_ hi!12:09
xfxfaw man you don't get to see my ridiculously stupid big blue gamer headset12:09
rohitksinghhehe :D12:09
shenkioh, right. ive been rushing around getting a laptop to do a vc :)12:09
tijaHello everyone!12:09
rohitksinghshenki: same here...I freaked out after knowing that all net lines were down12:10
shenkihey tija12:10
shenkirohitksingh: :)12:10
*** rohitksingh has quit IRC13:09
*** rohitksingh has joined #timvideos13:11
shenkibooted the kernel in the sim13:15
*** sab_123 has quit IRC13:40
*** sab_123 has joined #timvideos13:40
*** sb0 has joined #timvideos13:42
*** rohitksingh has quit IRC13:58
mithro_florent_: What frequency is the SDRAM on the Atlys suppose to be running at? 300MHz with sysclk of 75MHz?14:00
mithroI feel deja vu with that question :P14:01
_florent_mithro: yes 300Mhz on Atlys (1:2 phy), 400MHz on Opsis (1:4 phy)14:13
mithro_florent_: Great! I added some asserts which checked the PLL was generating the right speed clock signals and found out a bunch of my comments were wrong14:14
_florent_ok good14:14
shenkiplace and route is taking forever :/14:18
mithroshenki: are you targetting the HDMI2USB target?14:33
mithroshenki: use the base target, it takes like 5 minutes14:33
mithroshenki: you probably want to target the Opsis as well, I think I still have your Atlys, right?14:33
mithro_florent_: btw, what are your plans around merging the stuff in the opsis_soc into the HDMI2USB firmware?14:36
mithroshenki: export BOARD=opsis; export TARGET=base14:37
_florent_mithro: I'd like to get things working on the opsis_soc and then merge everything that is needed14:37
_florent_hdmi_in was easy to convert14:37
_florent_hdmi_out need to be refactored if we want to avoid using DataflowGraph that was removed from Migen14:38
_florent_jpeg encoder will be easy to re-integrate14:38
shenkimithro: oh, ok. should have asked about that a few hours ago :)14:39
shenki  Intermediate status: 1679 unrouted;       REAL time: 1 hrs 2 mins 16 secs14:39
shenkistill going14:39
shenkimithro: i should kill it?14:39
*** sab_123 has quit IRC14:41
shenkimithro: im doing all this work on my novena. i should add a target for that14:41
_florent_shenki: you are using hdmi2usb on the novena FPGA?14:42
shenki_florent_: no, i haven't touched the fpga yet14:42
shenki_florent_: im just using it as a very expensive console :)14:42
_florent_ah ok... :), at least if you want to try, it should use the same DDR3 memory14:43
shenkioh cool14:43
shenki_florent_: do you have one?14:43
_florent_yes, but I haven't done too much things with it for now14:44
mithroEven the video VideoMixerSoC is much faster than the full HDMI2USB SoC - it seems the JPEG encoder makes things crappy - hence the rewrite :)14:44
mithro_florent_: BTW Do you think that moving the firmware into the SPI flash would change the PAR at all? I was thinking that it would just end up freeing block RAM?14:45
mithro_florent_: at some point you'll need to do a liteAXI so that we can interface a hard core to the FPGA on the Novena and Zynq ICs14:46
_florent_maybe. If you want you can test by removing the firmware ram, it will not be fonctionnal, but we will have an idea if it eases things14:47
mithro_florent_: fixing these timing constraints seem to make the long compile time happen less often too14:47
_florent_we already have stream interface that are very close to AXI in misoc14:47
_florent_AXI is just some stream interfaces coupled togethers14:47
mithroI believe the ARM and FPGA on the Novena are set up for AXI?14:48
mithroI know nothing about AXI :P14:48
mithrohttp://www.xilinx.com/products/intellectual-property/axi_interconnect.html14:48
tpbTitle: AXI Interconnect (at www.xilinx.com)14:48
mithro_florent_: I think we might want an AXI compatible bit because ARM cores can natively talk it?14:48
mithroSadly the Novena can't be used to compile gateware14:51
mithroshenki: So, what do I have to do to convince your Cyanogen friend I'm meeting on Saturday to start hacking on HDMI2USB stuff? :P14:53
* mithro is going to walk home now - will be online from phone14:53
shenkimithro: hah! he's taking a gap year to do cygn security work for the year14:54
shenkimithro: so in one sense he has lots of time14:54
mithroshenki: I haven't tested the MiSoC BIOS boots on the or1k yet14:58
shenkimithro: what did you test?14:58
shenkiwow, ok, firmware built14:58
shenkithat was quick14:58
mithroIt compiles :-)14:59
shenkiok14:59
shenkiyou should try it on the sim14:59
shenkinot going to get an opsis out tonight, will play again on the weekend14:59
mithroShould I send your Atlys back with this guy or my parents?14:59
mithroI wonder what it would so in the aim simulator15:00
mithroI doubt it simulates a MiSoC DDR ram core :-P15:00
_florent_mithro: you can run the entire SoC (including the MiSoC DDR ram core) with verilator, you can expect 1MHz speed, which is proably enough  to develop software15:04
mithroThe m-labs guys use clang for artiq which uses a or1k15:05
mithroshenki: see above15:05
mithroshenki: still probably faster then MOOSE ;-)15:06
*** se6astian is now known as se6astian|away15:10
mithroshenki: https://github.com/enjoy-digital/litex/blob/master/litex/boards/targets/sim.py15:19
tpbTitle: litex/sim.py at master · enjoy-digital/litex · GitHub (at github.com)15:19
shenkimithro: hah, moose, that's a blast from the past15:20
mithroshenki: that apparently runs under verilator and can be set up with a or1k CPU  --cpu_type or1k15:20
shenkinice15:21
shenkiverilator is the project that compiles hdl to binaries?15:22
shenkior am i thinking of ghdl15:22
mithrohttp://www.veripool.org/wiki/verilator15:22
tpbTitle: Intro - Verilator - Veripool (at www.veripool.org)15:22
mithroVerilator is the fastest free Verilog HDL simulator, and beats most commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to15:23
mithrogenerate executable models of CPUs for embedded software design teams.15:23
shenkicool15:24
shenkiso it runs ok on your laptop? Or you need to use a big machine?15:24
mithroshenki: NFI - never used it15:25
mithrobut I think by the sounds of it, it would work okay on any modern machine15:25
mithroThe verilator page looks like a blast from the 1990s :P15:26
mithrohttps://github.com/timvideos/HDMI2USB-misoc-firmware/issues/8615:26
tpbTitle: Get lm32 firmware running under qemu to enable testing without hardware · Issue #86 · timvideos/HDMI2USB-misoc-firmware · GitHub (at github.com)15:27
mithroshenki: Florent did a recording of it running https://asciinema.org/a/1822415:27
shenkiwhat? he's simulating the ethernet device?!15:32
shenkithat's cool15:32
mithroSeems so15:40
mithroAnyway, bed time for me15:40
shenkigood night15:43
*** tija has quit IRC16:19
*** Bertl is now known as Bertl_oO16:51
*** se6astian|away is now known as se6astian18:08
*** Bertl_oO is now known as Bertl19:34
*** se6astian is now known as se6astian|away20:39
*** shenki has quit IRC22:20
*** shenki has joined #timvideos22:21
*** ChanServ sets mode: +v shenki22:21

Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!