| *** tpb has joined #timvideos | 00:00 | |
| mithro | CarlFK: there is also a utility program in the source tree which might be able to decode the information | 02:26 |
|---|---|---|
| CarlFK | mithro: I could use a little more direction. but not now. I am in Portland OR till Wed. didn't have room to bring the atlys with me | 03:54 |
| *** CarlFK has quit IRC | 05:44 | |
| MaZderMind | I'm reading I'm reading myself into this FPGA-Stuff and what is easy to be done with them ant what is hard. | 09:52 |
| MaZderMind | It deems to me that some parts like the EDID-Communication, Etheernet or even video-encoding is rather hard to to in an FPGA, am I correct? Wouldn't it be much better to use an FPGA/CPU combo like on the Zynq-Boards and let the FPGA do the High-Speed stuff like deserializing the HDMI via DMA into RAM while the CPU uses another DMA-Channel to read the frames back and to th processing on them? Or am I thinking in a wrong direction? | 09:52 |
| cfelton | MaZderMind: depends on your definition of "hard" | 13:27 |
| *** Niharika has joined #timvideos | 13:46 | |
| *** Niharika has quit IRC | 18:46 | |
| *** CarlFK has joined #timvideos | 18:49 | |
| *** ChanServ sets mode: +v CarlFK | 18:49 | |
| *** tija has joined #timvideos | 21:21 | |
| tija | MaZerMind: I have researched a bit in the direction you are talking about. Have a look at this https://docs.google.com/document/d/1fOtN5FZWgsDkPOz2hYEff6ouurVhT6-1XrCMrruMBz0/edit?usp=sharing | 21:22 |
| tpb | Title: Porting HDMI2USB to Zynq - Google Docs (at docs.google.com) | 21:22 |
| *** tija has quit IRC | 23:27 | |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!