Saturday, 2022-02-19

*** tpb <[email protected]> has joined #symbiflow00:00
*** bla <[email protected]> has joined #symbiflow10:31
*** maartenBE <maartenBE!~maartenBE@freenode/user/maartenBE> has quit IRC (Ping timeout: 120 seconds)16:00
*** maartenBE <[email protected]> has joined #symbiflow16:05
*** kraiskil <[email protected]> has joined #symbiflow16:18
tpb<n​imh> @tmichalak thanks, that makes a bit more sense, although I still don't get how to map it to the synthesis parameters you'd have in the verilog instantiation.  If I look at the docs for the dsp slice there is a parameter called ACASCREG which can have values of 0,1 or 2 (so I suspect it needs at least two bits to represent) and a separate param called AREG which again can be 0,1 or 2.  Not sure how those 18:38
tpb<n​imh> map to that single fasm_param?18:38
*** kraiskil <[email protected]> has quit IRC (Connection closed)22:20

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!