Thursday, 2021-05-13

*** tpb has joined #symbiflow00:00
*** gsmecher has quit IRC00:31
*** extor has quit IRC02:03
*** extor has joined #symbiflow02:04
*** citypw has joined #symbiflow02:46
*** citypw has quit IRC02:51
*** citypw has joined #symbiflow03:03
*** gsmecher has joined #symbiflow03:40
*** Degi_ has joined #symbiflow03:53
*** Degi has quit IRC03:54
*** Degi_ is now known as Degi03:54
*** gsmecher has quit IRC03:56
*** TMM has quit IRC04:07
*** TMM has joined #symbiflow04:08
*** kgugala_ has joined #symbiflow04:38
*** kgugala_ has quit IRC04:40
*** kgugala_ has joined #symbiflow04:40
*** kgugala has quit IRC04:41
*** kgugala has joined #symbiflow05:17
*** kgugala_ has quit IRC05:19
*** kgugala_ has joined #symbiflow06:46
*** kgugala has quit IRC06:48
*** ayazar has quit IRC08:47
*** ayazar has joined #symbiflow08:48
*** citypw has quit IRC09:54
*** kraiskil has joined #symbiflow11:14
*** phire has quit IRC11:43
*** citypw has joined #symbiflow12:14
*** phire has joined #symbiflow12:21
*** citypw has quit IRC12:30
*** citypw has joined #symbiflow12:30
*** ayazar has quit IRC14:02
*** ayazar2 has joined #symbiflow14:03
*** ayazar2 has quit IRC14:21
*** ayazar2 has joined #symbiflow14:22
mithro@acomodi: Can you mark which of the pathways are supported by edalize and which are tested in https://docs.google.com/drawings/d/12SjkmrsoI-Me4feKJoUV5F_0cfH75AoWoEqyvfI2Uuw/edit before the meeting today?14:30
tpbTitle: FPGA Interchange Testing Flow - Google Zeichnungen (at docs.google.com)14:30
sf-slack1<acomodi> mithro: sure, will do now14:31
mithro@gatecat Is there a MUXF8 used in the RAM64E macro?14:57
gatecatmithro: RAM64E doesn't exist. RAMD64E is a leaf primitive representing a single RAM LUT, not a macro15:06
gatecatmithro: something like RAM256X1S (7-series) would include a MUXF8 in its expansion15:06
gatecatthere's also RAM256X1D for UltraScale that also includes a MUXF8 in its expansion15:07
mithro@gatecat I'm just drawing my own examples at https://docs.google.com/document/d/1-0RF7cuNoZl2t0McTYgoXyxXa_8Tqu3JFw9ZL7bLF-I/edit# ?15:08
tpbTitle: FPGA Interchange macros & chains - Google Docs (at docs.google.com)15:08
mithroRAM128X1D -- Oh - that is a dual port memory?15:08
gatecatmithro: yeah RAM128XD has two outputs, one is a read write port and the other is a read port only15:09
gatecatso there is no MUXF8, the outputs come from the two MUXF7s15:10
*** citypw has quit IRC15:12
*** kraiskil has quit IRC15:15
mithro@gatecat I'm pretty sure my connections on the RAM128X1D diagram are wrong, But not quite sure how to fix them....15:21
gatecatmithro: hang on, I'm afk now but I'll have a go at fixing it for you later15:29
*** gsmecher has joined #symbiflow15:42
gatecatsorry, got tired of fighting google docs, let me work on a proper diagram16:14
gatecatit might be tomorrow now16:14
cr1901_modernOh, did they start the transition to canvas already?16:14
*** scientes has quit IRC16:22
*** scientes has joined #symbiflow16:22
mithroacomodi: I'm not sure your updates are correct to the FPGA Interchange Testing Flow are correct?16:23
mithroacomodi: I'm pretty sure we don't have any tests running post synthesis simulation using a text bench?16:24
sf-slack1<acomodi> mithro: we do actually. The same testbench is used for all three netlists16:25
*** kraiskil has joined #symbiflow16:26
sf-slack1<acomodi> mithro: https://github.com/SymbiFlow/fpga-interchange-tests/blob/0dcffe28969010e288256d770b7414e0cf7e615a/tests/tests.cmake#L142-L16216:27
mithroacomodi: I don't see any output on https://source.cloud.google.com/results/invocations/2e65ab2f-aabf-4e2c-8ca8-fed0c6408cd8/targets/foss-fpga-tools%2Ffpga-interchange-tests%2Fpresubmit/log which would indicate it ran?16:27
mithroacomodi: Well awesome!16:28
mithroacomodi: Can we add the target names to the diagram?16:28
sf-slack1<acomodi> mithro: sure16:28
gatecatmithro: this is how I think it should look16:30
gatecathttps://usercontent.irccloud-cdn.com/file/iBZ2aIqS/Screenshot%20from%202021-05-13%2017-29-51.png16:30
gatecatwill pick this up properly tomorrow though16:30
gatecatoops sorry some of the lines aren't quite right16:30
gatecatSVG version: https://usercontent.irccloud-cdn.com/file/8nlGI3q9/ramd128x1.svg16:34
mithrogatecat: I didn't realize the LUT itself was dual port...17:10
gatecatmithro: yeah, the write address is fed to all the LUTs in the tile from the inputs to the topmost LUT17:11
*** kraiskil has quit IRC17:34
*** kraiskil has joined #symbiflow18:01
*** kraiskil has quit IRC18:31
*** kraiskil has joined #symbiflow18:49
*** kraiskil has quit IRC18:52
*** kraiskil has joined #symbiflow18:52
*** kraiskil has quit IRC18:55
*** kraiskil has joined #symbiflow18:58
*** phire has quit IRC20:05
*** phire has joined #symbiflow20:08
*** kraiskil has quit IRC20:17
*** kraiskil has joined #symbiflow20:17
*** rj has joined #symbiflow20:57
*** kraiskil has quit IRC21:09
*** gsmecher has quit IRC21:23
*** rj has quit IRC21:32
*** TMM has quit IRC21:41
*** TMM has joined #symbiflow21:41
*** welterde has quit IRC22:10
*** welterde has joined #symbiflow22:23
*** gsmecher has joined #symbiflow22:34
*** gsmecher has quit IRC23:56

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!