*** tpb has joined #symbiflow | 00:00 | |
*** hansfbaier has joined #symbiflow | 02:17 | |
*** TMM has quit IRC | 02:18 | |
*** TMM has joined #symbiflow | 02:19 | |
*** citypw has joined #symbiflow | 02:24 | |
*** ym has joined #symbiflow | 03:24 | |
*** Degi_ has joined #symbiflow | 03:45 | |
*** Degi has quit IRC | 03:45 | |
*** Degi_ is now known as Degi | 03:45 | |
*** ByteLawd has quit IRC | 03:57 | |
*** ym has quit IRC | 04:29 | |
*** hansfbaier has quit IRC | 04:49 | |
*** kgugala_ has joined #symbiflow | 06:22 | |
*** kgugala has quit IRC | 06:25 | |
*** QDX45 has joined #symbiflow | 07:27 | |
*** kgugala has joined #symbiflow | 07:49 | |
*** kgugala_ has quit IRC | 07:53 | |
*** hansfbaier has joined #symbiflow | 08:27 | |
*** FFY00 has quit IRC | 08:40 | |
*** hansfbaier has left #symbiflow | 08:54 | |
*** infinite_recursi has joined #symbiflow | 09:34 | |
*** infinite_recursi has quit IRC | 10:51 | |
*** FFY00 has joined #symbiflow | 13:28 | |
*** lambda has quit IRC | 13:33 | |
*** hansfbaier1 has joined #symbiflow | 13:42 | |
*** hansfbaier1 has left #symbiflow | 13:42 | |
*** ayazar has quit IRC | 13:57 | |
*** ayazar has joined #symbiflow | 13:59 | |
*** rj has joined #symbiflow | 14:16 | |
*** bjorkint0sh has quit IRC | 14:20 | |
*** ym has joined #symbiflow | 14:26 | |
*** citypw has quit IRC | 15:38 | |
*** lambda has joined #symbiflow | 15:51 | |
-_whitenotifier-5- [sv-tests] mithro opened issue #1346: Pull request "Compared test results" small feature requests - https://git.io/Jt1aJ | 16:31 | |
*** rj has quit IRC | 17:24 | |
*** rj has joined #symbiflow | 17:25 | |
*** ym has quit IRC | 17:31 | |
*** join_subline has quit IRC | 18:06 | |
-_whitenotifier-5- [fasm] mithro opened issue #50: Remove `add_flags` method in setup.py by fixing cmake config file - https://git.io/Jt1iT | 18:10 | |
-_whitenotifier-5- [fasm] mithro opened issue #51: Improve the cmake flag configuration - https://git.io/Jt1im | 18:13 | |
-_whitenotifier-5- [fasm] mithro opened issue #52: Get the antlr / cython binaries building on Windows - https://git.io/Jt1ia | 18:18 | |
*** rj has quit IRC | 18:23 | |
*** rj has joined #symbiflow | 18:26 | |
*** kgugala_ has joined #symbiflow | 18:27 | |
*** gatecat has quit IRC | 18:28 | |
*** gatecat has joined #symbiflow | 18:28 | |
*** gatecat has quit IRC | 18:29 | |
*** gatecat has joined #symbiflow | 18:29 | |
*** kgugala has quit IRC | 18:31 | |
sf-slack4 | <sdamghan> Hi all, Is there anyway to specify .input and .output for a sub-circuit in Yosys BLIF output ? | 18:33 |
---|---|---|
*** QDX45 has quit IRC | 18:34 | |
*** join_subline has joined #symbiflow | 18:38 | |
*** kgugala_ has quit IRC | 18:39 | |
*** kgugala has joined #symbiflow | 18:40 | |
*** infinite_recursi has joined #symbiflow | 19:01 | |
litghost | Can you rephrase your question? | 19:08 |
*** infinite_recursi has quit IRC | 19:10 | |
-_whitenotifier-5- [sv-tests] MikePopoloski opened issue #1347: Ibex core test passes verilator-specific files to other tools - https://git.io/Jt11K | 19:14 | |
-_whitenotifier-5- [sv-tests] MikePopoloski opened issue #1348: SweRV core has possible syntax errors - https://git.io/Jt117 | 19:18 | |
sf-slack4 | <sdamghan> Example: assign q = a + b After "proc; opt; memory; write_blif $PATH;" Yosys generates the following information for the add operation: .names $undef .subckt $add A=a B=b Y=q .end I'm wondering is it possible to generate the corresponding .model record for the above mentioned sub-circuit in Yosys, for instance something like this: | 19:25 |
sf-slack4 | .model $undef .inputs A B | 19:25 |
sf-slack4 | <litghost> FYI, the model in that case would be $add, not $undef | 19:43 |
*** rj has quit IRC | 19:43 | |
*** rj has joined #symbiflow | 19:44 | |
litghost | It can and should do the right thing | 19:45 |
sf-slack4 | <sdamghan> Yes, my bad. You are right. Anyway, is there any possibility? | 19:45 |
litghost | It may be skipping $add because of https://github.com/YosysHQ/yosys/blob/78684596dcd6e5c62d020d13480ed6d081c865bd/backends/blif/blif.cc#L656-L657 | 19:46 |
sf-slack4 | <sdamghan> Thank you! I have just checked, however, Yosys does not generate the *.model* record related to the sub-circuit in the BLIF file. I have checked for addition, multiplication and memory. it should be noted that I achieved the same results with and without *-blackbox* flag for write_blif. | 20:05 |
*** FFY00 has quit IRC | 20:41 | |
*** FFY00 has joined #symbiflow | 20:42 | |
-_whitenotifier-5- [symbiflow-arch-defs] eljuligallego opened issue #2032: efinix FPGAs? - https://git.io/Jt19B | 20:52 | |
*** rj has quit IRC | 21:36 | |
*** rj has joined #symbiflow | 21:49 | |
*** rj has quit IRC | 21:49 | |
*** rj has joined #symbiflow | 21:50 | |
*** rj has quit IRC | 21:50 | |
*** rj has joined #symbiflow | 21:50 | |
*** epony has quit IRC | 21:57 | |
*** rj has quit IRC | 22:30 | |
*** Collin84 has joined #symbiflow | 22:31 | |
*** rj has joined #symbiflow | 22:31 | |
-_whitenotifier-5- [python-fpga-interchange] litghost opened issue #21: FPGA interchange logical netlist GND/VCC cell references should come from device database - https://git.io/Jt1N9 | 23:58 |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!