Wednesday, 2020-10-28

*** tpb has joined #symbiflow00:00
*** join_subline has joined #symbiflow00:21
*** citypw has joined #symbiflow02:24
*** umarcor has joined #symbiflow02:31
umarcorHi! I was wondering what is the format used in Yosys -> Quartus workflows.02:32
umarcorI saw Quartus -> VQM -> vqm2blif -> BLIF -> VPR.02:33
umarcorIs Yosys -> ??? -> Quartus supported?02:34
*** Degi has quit IRC02:50
*** Degi has joined #symbiflow02:51
*** _florent_ has quit IRC03:22
*** sorear has quit IRC03:22
*** _florent_ has joined #symbiflow03:22
*** sorear has joined #symbiflow03:24
*** citypw has quit IRC06:02
*** OmniMancer has joined #symbiflow06:59
*** _whitelogger has quit IRC07:27
*** _whitelogger has joined #symbiflow07:29
*** join_subline has quit IRC07:40
*** join_subline has joined #symbiflow07:42
*** kraiskil has joined #symbiflow08:03
*** kgugala_ has joined #symbiflow08:26
*** kgugala has quit IRC08:26
*** smkz has quit IRC09:22
Loftyumarcor: hi, I'm the developer of the Yosys frontend for Intel chips09:30
LoftyYosys can output directly to VQM for Quartus09:30
LoftyThis is in fact mainly how I use it09:31
umarcorLofty: hi! so, is VQM used either as an input from open source tools to Quartus os as an output from Quartus to open source tools?09:32
LoftyThe former09:32
umarcorNo JSON, EDIF, BLIF or other formats are used/supported by Quartus?09:32
LoftyFundamentally though it's a Verilog netlist of cells09:32
LoftyEDIF is apparently supported, but EDIF is a horrendous format09:32
umarcorNote that I'm asking this because I'm drawing a diagram of the ecosystem.09:33
LoftyOutput to nextpnr would use JSON09:33
umarcorI don't have any strong interest on one format or the other, but just understanding what the current state is.09:33
LoftyAnd I presently have no intentions of using VPR.09:33
umarcorHow do you get from VQM to a bitstream for Intel devices?09:34
LoftyWell, Yosys takes in the Verilog and produces a .vqm file09:34
umarcorIs it Yosys -> VQM -> Quartus -> Bitstream?09:34
LoftyYes09:35
umarcorThanks!09:35
umarcorOut of curiosity, did you try VHDL or are you a Verilog only user?09:35
LoftyVHDL input for Yosys would use the GHDL plugin09:36
LoftyWhich seems to work okay09:36
umarcorIndeedd... I'm an active contributor to GHDL.09:36
umarcorI take care of the docs, CI, etc.09:36
umarcorThat's how I approached Yosys and Symbiflow.09:37
LoftyI wouldn't really call the Intel flow part of Symbiflow any more than I would call the ECP5 flow part of Symbiflow09:37
LoftyBut that's neither here nor there09:37
Lofty'the Intel flow' is codenamed Project Mistral, FWIW09:39
umarcorHowever, Quartus -> VQM -> BLIF -> VPR is a documented flow. Does that fit into Symbiflow?09:40
umarcorIs this the official repo of Project Mistral? https://github.com/Ravenslofty/mistral09:42
Loftyumarcor: that flow seems like the worst of both worlds09:48
LoftyEspecially when you consider that Quartus uses a heavily modified VPR internally anyway09:49
Lofty[09:42:54]  umarcor: Is this the official repo of Project Mistral? https://github.com/Ravenslofty/mistral <--- 'kinda'09:49
umarcorIn fact, I feel that Yosys -> BLIF -> VPR makes more sense than using Quartus. Nonetheless, I'm trying to document what's possible, to then discuss what's sensible.09:51
LoftyWell, since Yosys doesn't output Intel netlists to BLIF that's distinctly *not* possible09:53
umarcorIs it not possible or not implemented?09:53
Lofty"I won't support it"09:53
umarcorOh, that's ok. I'm not implying any of the commented workflows needs to be actively supported.09:54
LoftyThe chips I'm focusing on are the Cyclone V and Cyclone 10 GX.09:54
LoftyVPR does not have models of those, to my knowledge09:54
LoftySo while adding BLIF output is a one-liner, I'm not writing the VPR models for the hardware09:56
umarcorVPR is transitioning very fast from dealing with theoretical models to supporting Xilinx devices. Hence, it is possible that Intel devices are supported in VPR in the not far future.09:57
umarcorAnyway, thanks a lot for the insight about what's possible at now, and what are your expectations.09:57
umarcormuch appreciated09:58
*** citypw has joined #symbiflow10:01
sf-slack<pgielda> Well, VPR already supports Xilinx and Quicklogic devices, so the transition happened. But its important for the health of Open Source ecosystem that multiple tools are supported and are interoperable.10:20
sf-slack<pgielda> (unlike "vendor" tools that are usually not)10:20
*** kraiskil has quit IRC10:28
*** citypw has quit IRC10:34
*** citypw has joined #symbiflow10:35
umarcorpgielda: is VPR the only supported toolchain for Quicklogic devices?10:38
sf-slack<kgugala> @umacor: VPR is the only opensource toolchain for QL devices10:41
*** kraiskil has joined #symbiflow10:41
umarcorkgugala: do you mean that https://www.quicklogic.com/software/legacy-fpga-tools/ exists?10:48
tpbTitle: QuickLogic Legcy FPGA Tools | QuickLogic Corporation (at www.quicklogic.com)10:48
umarcoror is there a non-legacy non-opensource alternative?10:48
sf-slack<kgugala> QL switched fully to open source10:49
sf-slack<kgugala> the legacy proprietary tool sare available on the website you linked10:50
umarcorthanks!10:57
-_whitenotifier-f- [symbiflow-tools-package-manager] kgugala opened issue #3: Add format checker to CI - https://git.io/JTX7Q11:11
-_whitenotifier-f- [symbiflow-tools-package-manager] kgugala opened issue #4: Add License checker to CI - https://git.io/JTX7511:11
-_whitenotifier-f- [symbiflow-tools-package-manager] kgugala opened issue #5: Update README - https://git.io/JTX5C11:18
*** mkru has joined #symbiflow12:39
*** citypw has quit IRC13:22
*** citypw has joined #symbiflow13:22
*** mkru has quit IRC14:50
*** OmniMancer has quit IRC15:45
*** kraiskil has quit IRC15:50
*** kraiskil has joined #symbiflow16:21
*** kraiskil has quit IRC16:26
*** az0re has quit IRC16:34
*** kraiskil has joined #symbiflow16:38
*** citypw has quit IRC16:43
*** az0re has joined #symbiflow16:53
*** lromor[m] has joined #symbiflow16:53
*** kraiskil has quit IRC17:19
*** smkz has joined #symbiflow17:38
*** kraiskil has joined #symbiflow17:49
*** kraiskil has quit IRC17:59
*** kraiskil has joined #symbiflow18:23
*** maartenBE has quit IRC19:07
*** az0re has quit IRC19:08
*** maartenBE has joined #symbiflow19:13
*** titanbiscuit has quit IRC20:02
*** az0re has joined #symbiflow20:04
*** titanbiscuit has joined #symbiflow20:20
*** titanbiscuit has quit IRC20:25
*** titanbiscuit has joined #symbiflow20:27
*** titanbiscuit has quit IRC20:45
*** titanbiscuit has joined #symbiflow20:47
*** titanbiscuit has quit IRC20:55
*** titanbiscuit has joined #symbiflow20:56
*** tbisker8 has joined #symbiflow21:07
*** titanbiscuit has quit IRC21:07
*** kraiskil has quit IRC21:27
*** phiren is now known as phire21:35
*** tux3 has quit IRC21:59
*** scientes has quit IRC21:59
*** scientes_ has joined #symbiflow21:59
*** tux3 has joined #symbiflow21:59
*** maartenBE has quit IRC22:23
*** james_lan2 has joined #symbiflow23:02
*** james_lan has quit IRC23:06
*** maartenBE has joined #symbiflow23:08
*** maartenBE has quit IRC23:26

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!