| *** tpb has joined #symbiflow | 00:00 | |
| *** skrd8 has joined #symbiflow | 00:34 | |
| *** skrd8 has quit IRC | 00:38 | |
| *** Degi has quit IRC | 00:39 | |
| *** Degi has joined #symbiflow | 00:43 | |
| *** proteusguy has quit IRC | 00:46 | |
| *** QDX45 has joined #symbiflow | 00:54 | |
| *** acomodi has quit IRC | 01:44 | |
| *** xtro has quit IRC | 01:51 | |
| *** proteusguy has joined #symbiflow | 03:29 | |
| *** andrewb1999 has quit IRC | 05:30 | |
| *** proteus-guy has joined #symbiflow | 07:09 | |
| *** kgugala__ has joined #symbiflow | 07:11 | |
| *** kgugala has quit IRC | 07:14 | |
| *** kgugala has joined #symbiflow | 07:21 | |
| *** kgugala__ has quit IRC | 07:21 | |
| *** kgugala_ has joined #symbiflow | 07:21 | |
| *** kgugala__ has joined #symbiflow | 07:22 | |
| *** kgugala19 has joined #symbiflow | 07:24 | |
| *** kgugala_ has quit IRC | 07:24 | |
| *** kgugala has quit IRC | 07:25 | |
| *** kgugala__ has quit IRC | 07:27 | |
| *** kgugala19 has quit IRC | 07:32 | |
| *** kgugala has joined #symbiflow | 07:32 | |
| *** proteus-guy has quit IRC | 07:41 | |
| *** OmniMancer has joined #symbiflow | 08:02 | |
| *** acomodi has joined #symbiflow | 08:08 | |
| *** kraiskil has joined #symbiflow | 09:18 | |
| *** tcal has quit IRC | 09:23 | |
| *** _whitelogger has quit IRC | 09:54 | |
| *** _whitelogger has joined #symbiflow | 09:56 | |
| *** kraiskil has quit IRC | 10:14 | |
| *** kraiskil has joined #symbiflow | 11:13 | |
| *** craigo has quit IRC | 12:00 | |
| *** kgugala has quit IRC | 13:14 | |
| *** kgugala has joined #symbiflow | 13:14 | |
| *** andrewb1999 has joined #symbiflow | 13:15 | |
| sf-slack | <bmalbusca> Hello! I'm a Embedded SW/HW developer with experience in PCB Design and in programming languages such as Python and C/C++. I 'm looking to contribute to a project like Symbiflow, and I really feel the need to have a powerful open-source FPGA at affordable prices. What'd I miss? Where can I get started? I saw the presentation of this project and I'm very motivated to make a | 13:31 |
|---|---|---|
| sf-slack | contribution. | 13:31 |
| *** kraiskil has quit IRC | 13:35 | |
| *** citypw has joined #symbiflow | 13:37 | |
| *** alexhw has quit IRC | 14:43 | |
| *** alexhw has joined #symbiflow | 15:02 | |
| *** kraiskil has joined #symbiflow | 15:29 | |
| *** OmniMancer has quit IRC | 15:33 | |
| -_whitenotifier-b- [FPGA-Tool-Performance-Visualization-Library] TypingKoala opened issue #19: Add support for hydrafetcher getting by absolute eval id - https://git.io/JJ62w | 15:57 | |
| sf-slack | <bmalbusca> Is that true? I saw this statement at the presentation, too. | 16:10 |
| *** citypw has quit IRC | 16:14 | |
| HackerFoo | bmalbusca: Have you looked through the issues on GitHub? https://github.com/issues?q=is%3Aopen+is%3Aissue+user%3ASymbiFlow+archived%3Afalse+label%3A%22good+first+issue%22 | 16:19 |
| *** tux3 has quit IRC | 16:32 | |
| *** tux3 has joined #symbiflow | 16:33 | |
| *** ssb has quit IRC | 17:18 | |
| *** ssb has joined #symbiflow | 17:26 | |
| *** FireFox317 has joined #symbiflow | 17:54 | |
| andrewb1999 | I'm looking for anyone who would be interested in using/testing my the separate fpga compilation flow I have been working on. Essentially the large device can be partitioned into separate regions that are connected with an overlay architecture, all of which are mapped separately and then merged together. This would allow freely swapping verilog modules in the bitstream and should soon allow for live partial reconfiguration. | 18:12 |
| andrewb1999 | I'm working on getting the rest of the code merged soon, and will have intial documentation together next week. Let me know if you would be interested. | 18:14 |
| andrewb1999 | And if anyone from BYU is in here, I think this work could be interesting with Maverick as it would allow for the overlay to be generated completely by SymbiFlow instead of Vivado. | 18:19 |
| *** kraiskil has quit IRC | 18:39 | |
| HackerFoo | andrewb1999: I'd be interested in porting this, which is for partial reconfiguration of a module connected via AXI to a DMA controller which is connected to PCIe: https://github.com/HackerFoo/nitefury-popr | 19:02 |
| tpb | Title: GitHub - HackerFoo/nitefury-popr (at github.com) | 19:02 |
| HackerFoo | It's pretty simple, it's so that I can try code on an FPGA card safely without rebooting the host. | 19:04 |
| *** craigo has joined #symbiflow | 19:04 | |
| andrewb1999 | HackerFoo: Yes I think that would be a good use case. Only problem is the lack of PCIe support in symbiflow now. I believe it should still be possible to generate the pcie overlay in vivado and have it line up with a symbiflow partition region so I will add some thoughts to the documentation about how I think that would work. | 19:11 |
| HackerFoo | Thanks | 19:12 |
| *** smkz has quit IRC | 19:15 | |
| *** xtro has joined #symbiflow | 19:38 | |
| *** smkz has joined #symbiflow | 19:38 | |
| *** jordigw has quit IRC | 20:51 | |
| *** jordigw has joined #symbiflow | 20:51 | |
| *** OmniMancer has joined #symbiflow | 21:12 | |
| *** FireFox317 has quit IRC | 21:38 | |
| *** az0re has quit IRC | 22:26 | |
| *** az0re has joined #symbiflow | 22:40 | |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!