*** tpb has joined #symbiflow | 00:00 | |
hackerfoo | How do I load the result into Vivado? I have a Verilog file and a TCL script, but "vivado -mode batch -source top_bit.v.tcl" asks me to create a project first. | 00:06 |
---|---|---|
sf-slack2 | <mgielda> hi all; digging in prjxray Makefile - https://github.com/SymbiFlow/prjxray/blob/master/docs/Makefile - and admittedly not a Make master so just looking to understand some things. 1) should the "livereload" .PHONY target be "livehtml" and this is just a remnant? | 00:07 |
tpb | Title: prjxray/Makefile at master · SymbiFlow/prjxray · GitHub (at github.com) | 00:07 |
litghost | hackerfoo: There is a sample script at the top of fasm2bels.py | 00:09 |
hackerfoo | Thanks | 00:09 |
litghost | hackerfoo: I can share the one I've been using | 00:09 |
sf-slack2 | <mgielda> 2) should the Makefile .PHONY target even be there? afaiu it should be ".PHONY help livehtml" that's all | 00:10 |
hackerfoo | litghost: That would be useful, thanks. | 00:10 |
sf-slack2 | <mgielda> or there's some weird Makefile magic going on ;) since I want to change the Makefile there, need to understand it first | 00:11 |
litghost | hackerfoo: Here, just copy in both top_bit.v and top_bit.v.tcl https://usercontent.irccloud-cdn.com/file/XfP4UpZn/test_synth.zip | 00:12 |
*** citypw has joined #symbiflow | 01:37 | |
elms | mgieda: looks like livereload target will run the last catch all `sphinx-build -M livereload` does that do something meaningful? (Out of touch with Sphinx) | 01:40 |
elms | mgielda: ^^ | 01:40 |
sf-slack2 | <mgielda> $ sphinx-build -M livereload . _build/ Running Sphinx v1.7.6 Sphinx error: Builder name livereload not registered or available through entry point | 01:50 |
sf-slack2 | <mgielda> no, I don't think | 01:50 |
sf-slack2 | <mgielda> that's the commit: https://github.com/SymbiFlow/prjxray/commit/0970edb3841c5f61b855da06d062523bb618738a#diff-68a7f9edd4ffbca6adb99e2c165cfd52 | 01:52 |
tpb | Title: docs: Make target for live reloading during editing · SymbiFlow/prjxray@0970edb · GitHub (at github.com) | 01:52 |
sf-slack2 | <mgielda> $ make livereload make: Nothing to be done for 'livereload'. | 01:54 |
sf-slack2 | <mgielda> ok, it's just a bug | 01:54 |
sf-slack2 | <mgielda> should have been livehtml | 01:54 |
*** proteusguy has quit IRC | 02:52 | |
*** _whitelogger has quit IRC | 03:22 | |
*** _whitelogger has joined #symbiflow | 03:25 | |
*** futarisIRCcloud has joined #symbiflow | 03:40 | |
*** Bertl_zZ is now known as Bertl_oO | 05:46 | |
*** proteusguy has joined #symbiflow | 06:10 | |
*** ovf has quit IRC | 06:36 | |
*** mats has quit IRC | 06:36 | |
*** ovf has joined #symbiflow | 07:03 | |
*** mats has joined #symbiflow | 07:05 | |
*** OmniMancer has joined #symbiflow | 07:19 | |
*** mats_ has joined #symbiflow | 08:13 | |
*** mats has quit IRC | 08:13 | |
*** mats_ is now known as mats | 08:13 | |
*** Maya-sama has joined #symbiflow | 08:19 | |
*** Miyu has quit IRC | 08:23 | |
*** Maya-sama is now known as Miyu | 08:56 | |
*** futarisIRCcloud has quit IRC | 09:20 | |
*** futarisIRCcloud has joined #symbiflow | 09:38 | |
*** citypw has quit IRC | 10:40 | |
*** _whitelogger has quit IRC | 10:46 | |
*** _whitelogger has joined #symbiflow | 10:49 | |
*** galv[m] has joined #symbiflow | 11:59 | |
*** futarisIRCcloud has quit IRC | 12:00 | |
*** nrossi has joined #symbiflow | 12:54 | |
*** xobs1 has joined #symbiflow | 12:54 | |
*** mrhat2010[m] has joined #symbiflow | 13:14 | |
*** zeigren has joined #symbiflow | 13:15 | |
sf-slack2 | <kgugala> @litghost I'm looking at the F6MUX and there is no interconnect generated for this pb_type | 14:02 |
sf-slack2 | <kgugala> in current arch-defs we get it like that https://pastebin.com/y9PWFZpT | 14:02 |
tpb | Title: BEL_MX-F6MUX - Pastebin.com (at pastebin.com) | 14:02 |
sf-slack2 | <kgugala> In the pb_type generated from verilog I have https://pastebin.com/gnzS722e | 14:11 |
tpb | Title: BEL_MX-F6MUX - Pastebin.com (at pastebin.com) | 14:11 |
sf-slack2 | <kgugala> and vpr fails on missing interconnect | 14:11 |
sf-slack2 | <kgugala> Am I missing something? | 14:11 |
*** zeigren has quit IRC | 14:13 | |
*** galv[m] has quit IRC | 14:13 | |
*** nrossi has quit IRC | 14:13 | |
*** mrhat2010[m] has quit IRC | 14:14 | |
*** xobs1 has quit IRC | 14:14 | |
sf-slack2 | <mkurc> @kgugala The first thing I see is that there is no `blif_model=".subckt MUXF6"` in the pb_type tag in the one generated from verilog. | 14:18 |
sf-slack2 | <kgugala> yes, I know that | 14:18 |
sf-slack2 | <kgugala> is that causing the troubles? | 14:19 |
sf-slack2 | <mkurc> I guess that without it the VPR will not know that it should use the pb_type for MUXF6 from the eblif file. | 14:20 |
sf-slack2 | <mkurc> *that pb_type | 14:20 |
sf-slack2 | <mkurc> https://docs.verilogtorouting.org/en/latest/arch/reference/ | 14:21 |
sf-slack2 | <mkurc> There is a statement that for a "primitive only" pb_type the blif_model is required | 14:22 |
sf-slack2 | <kgugala> OK blif_model there solves the case | 14:23 |
sf-slack2 | <acomodi> if I am not wrong, VPR expects an `interconnect` tag as well which is not optional. If it is not present in the pb_type.xml it will fail (I think it could be empty though: `<interconnect/>`) | 14:26 |
sf-slack2 | <kgugala> it does not fail when blif_model is set | 14:27 |
sf-slack2 | <kgugala> right now I emit this https://pastebin.com/T94Dttju | 14:28 |
tpb | Title: BEL_BB-F6MUX_blif - Pastebin.com (at pastebin.com) | 14:28 |
sf-slack2 | <kgugala> and it passes the check | 14:28 |
sf-slack2 | <mkurc> I guess that the primitive pb_types do not need interconnect as there is nothing inside. They are just empty shells with pins which reference BLIF models. Though it is not stated explicitly in the documentation (at least I haven't found it). | 14:31 |
sf-slack2 | <acomodi> Yeah, that makes sense | 14:32 |
*** OmniMancer has quit IRC | 14:36 | |
*** proteusguy has quit IRC | 14:39 | |
*** citypw has joined #symbiflow | 14:41 | |
*** galv[m] has joined #symbiflow | 14:42 | |
*** i8hantanu has joined #symbiflow | 14:54 | |
*** ovf has quit IRC | 15:07 | |
*** ovf has joined #symbiflow | 15:08 | |
*** xobs has joined #symbiflow | 15:10 | |
*** nrossi has joined #symbiflow | 15:10 | |
*** zeigren has joined #symbiflow | 15:10 | |
*** mrhat2010[m] has joined #symbiflow | 15:10 | |
litghost | Primitive pb_types are required to not have interconnect | 15:26 |
litghost | And primitive pb_types are identified by their use of the blif_model property | 15:26 |
mithro | Morning | 16:04 |
*** citypw has quit IRC | 16:07 | |
litghost | https://github.com/SymbiFlow/prjxray/blob/master/.github/kokoro/kokoro-cfg.py | 16:41 |
tpb | Title: prjxray/kokoro-cfg.py at master · SymbiFlow/prjxray · GitHub (at github.com) | 16:41 |
elms | kgugala: https://github.com/SymbiFlow/symbiflow-arch-defs/issues/293#issuecomment-482739191 | 16:51 |
tpb | Title: Improve timing model support for 7-series · Issue #293 · SymbiFlow/symbiflow-arch-defs · GitHub (at github.com) | 16:51 |
sf-slack2 | <mkurc> @litghost There is an attribute called "ptc" in the "graph_node" table. What is it used for ? | 16:55 |
*** Vonter has quit IRC | 17:00 | |
sf-slack2 | <kgugala> @elms thanks | 17:01 |
sf-slack2 | <kgugala> Those asterisks in PLL's do look like spec violation | 17:02 |
litghost | mkurc: It is overloaded, but for CHANX and CHANY it is to assign visual locations in the VPR renderer. ptc's are handled automatically via the channels2 code | 17:02 |
litghost | https://github.com/SymbiFlow/symbiflow-arch-defs/blob/master/xc7/utils/prjxray_create_edges.py#L710 | 17:02 |
tpb | Title: symbiflow-arch-defs/prjxray_create_edges.py at master · SymbiFlow/symbiflow-arch-defs · GitHub (at github.com) | 17:02 |
sf-slack2 | <mkurc> @litghost Ok, thanks | 17:03 |
*** i8hantanu has quit IRC | 17:04 | |
*** Vonter has joined #symbiflow | 17:08 | |
*** Vonter has quit IRC | 17:09 | |
*** Vonter has joined #symbiflow | 17:16 | |
litghost | kgugala: Do you want me to take a crack on solving the v2x/ntemplate dependency? Or do you have most of a solution ready? | 17:21 |
sf-slack2 | <kgugala> I'll take a look on that today. I need to understand that if I'm about to implement the whole arch.xml generation from verilog | 17:23 |
hackerfoo | litghost: I ran the script and got this error: ERROR: [Vivado 12-2285] Cannot set LOC property of instance | 17:25 |
hackerfoo | 'CLBLM_L_X10Y125_SLICE_X12Y125_RAM32X1D_CD', for bel C6LUT Element | 17:25 |
hackerfoo | ...(truncated) | 17:25 |
hackerfoo | https://gist.github.com/HackerFoo/a01eb2fd8524d54ccfb547767bcc30b5 | 17:25 |
tpb | Title: log.txt · GitHub (at gist.github.com) | 17:25 |
litghost | hackerfoo: Must be a bug in the fasm2v annotations. Check what the placer is doing versus what VPR did | 17:27 |
litghost | kgugala/acomodi: Are either of you planning on fixing up https://github.com/SymbiFlow/symbiflow-arch-defs/pull/316 today? If not, I can do that so we have a base to extend the v2x tests | 17:30 |
tpb | Title: WIP: Improve the Verilog to XML conversion process by acomodi · Pull Request #316 · SymbiFlow/symbiflow-arch-defs · GitHub (at github.com) | 17:30 |
sf-slack2 | <acomodi> litghost: I can take a look on that and fix all. I will probably squash all the commits in chunks to make thinks clearer | 17:36 |
litghost | acomodi: Agreed, sounds good | 17:36 |
*** qfire has joined #symbiflow | 17:43 | |
hackerfoo | I got it to finish without errors by ripping out the UART and ERROR_OUTPUT_LOGIC in ram_test.v. | 18:23 |
hackerfoo | Although it generated a bad line in the TCL script: set_property FIXED_ROUTE [list ] $net | 18:24 |
hackerfoo | So I commented that out. I'm going to see if I can fix it. | 18:24 |
mithro | litghost: Do you have a solution for the carry4 stuff in the slicel? https://github.com/mithro/symbiflow-arch-defs/blob/8ce13bac25af2dab1203558aa03dc344c80c61ac/xc7/primitives/common_slice/common_slice.sim.v#L181-L186 ? | 19:24 |
tpb | Title: symbiflow-arch-defs/common_slice.sim.v at 8ce13bac25af2dab1203558aa03dc344c80c61ac · mithro/symbiflow-arch-defs · GitHub (at github.com) | 19:24 |
mithro | litghost: Need to replace it with the carry0 and carry with split fabric primitives | 19:24 |
litghost | mithro: Ya, it needs to be carry0 and 3 carry's | 19:25 |
mithro | litghost: Did you want to do that while I grab lunch, or should I do it when back? | 19:27 |
litghost | mithro: Go ahead and do it | 19:27 |
mithro | I'm going to grab some lunch first I think | 19:28 |
mithro | Be back in 15 | 19:28 |
litghost | mithro: I will say that the slicel.sim.v needs a lot of work to actually match the xml | 19:28 |
litghost | mithro: And there are missing features in v2x to actually output the current XML | 19:28 |
*** ZipCPU has quit IRC | 19:46 | |
*** ZipCPU has joined #symbiflow | 19:51 | |
mithro | litghost: What apart from fasm + pack patterns? | 19:57 |
litghost | Big feature that is missing is multiple copies of a model | 19:57 |
litghost | https://github.com/SymbiFlow/symbiflow-arch-defs/issues/595 | 19:57 |
tpb | Title: v2x features to replace XML generation · Issue #595 · SymbiFlow/symbiflow-arch-defs · GitHub (at github.com) | 19:57 |
sf-slack2 | <kgugala> @litghost @mithro yeah it hit me too | 19:58 |
sf-slack2 | <kgugala> this is a serious issue | 19:58 |
litghost | kgugala: I was waiting util the other v2x stuff lands | 19:59 |
litghost | kgugala: In particular the depedency work you are doing and the PR that acomodi is fixing up | 19:59 |
sf-slack2 | <kgugala> I think dependency should be ready soon | 19:59 |
sf-slack2 | <acomodi> litghost: I am currently fixing the PR, just pushed a cleaner version | 19:59 |
litghost | acomodi: Okay, thanks | 20:00 |
mithro | litghost: I thought I had a fix for that somewhere... | 20:00 |
sf-slack2 | <acomodi> litghost: I still need to go through your comments on the PR and fix them now | 20:00 |
litghost | acomodi: Okay | 20:01 |
sf-slack2 | <acomodi> litghost, mithro: there is one thing though that I should fix which is the direct connections generated from v2x that I have modified 3 months ago https://github.com/SymbiFlow/symbiflow-arch-defs/pull/183 | 20:02 |
tpb | Title: Rework the XML format for pb_type to better allow composition by mithro · Pull Request #183 · SymbiFlow/symbiflow-arch-defs · GitHub (at github.com) | 20:02 |
litghost | It's unclear the value of https://github.com/SymbiFlow/symbiflow-arch-defs/pull/183 given that we are planning on generating everything | 20:04 |
tpb | Title: Rework the XML format for pb_type to better allow composition by mithro · Pull Request #183 · SymbiFlow/symbiflow-arch-defs · GitHub (at github.com) | 20:04 |
sf-slack2 | <acomodi> in that PR, which is now closed, was stated that the `direct` connections should change from `<direct input="XXXX.CLOCK_ENABLE" output="in_cen.EN" name="XXXX">` to `<direct><port name="CLOCK_ENABLE" type="input"/> <port name="EN" type="output" from="in_cen"/></direct>` | 20:05 |
litghost | https://github.com/SymbiFlow/symbiflow-arch-defs/pull/183 removes redundancy at the cost of hurting readability | 20:05 |
tpb | Title: Rework the XML format for pb_type to better allow composition by mithro · Pull Request #183 · SymbiFlow/symbiflow-arch-defs · GitHub (at github.com) | 20:05 |
mithro | Well yosys now passes the slicel.sim.v model! | 20:06 |
litghost | yay | 20:06 |
sf-slack2 | <acomodi> Yep, should I leave the things as they are right now (input and output are not in separate tags) then? | 20:06 |
mithro | but netlistsvg fails on the constants... | 20:06 |
litghost | In addition the new syntax I don't believe handles arrays of modules | 20:06 |
litghost | acomodi: Leave the direct connects as they are | 20:06 |
sf-slack2 | <acomodi> litghost: all right | 20:07 |
mithro | file:///usr/local/google/home/tansell/github/SymbiFlow/symbiflow-arch-defs/build/xc7/primitives/slicel/slicel.bb.svg https://usercontent.irccloud-cdn.com/file/myqiYNtS/image.png | 20:19 |
mithro | Not the best layout.... | 20:20 |
litghost | Nope | 20:20 |
litghost | FYI, the first carry should be CARRY0 | 20:21 |
litghost | and the PRECYINIT mux doesn't match the XML structure | 20:21 |
mithro | litghost: Yeah there are some issues -> file:///usr/local/google/home/tansell/github/SymbiFlow/symbiflow-arch-defs/build/xc7/primitives/slicel/slicel.flat.svg https://usercontent.irccloud-cdn.com/file/x6n6XWd9/image.png | 20:24 |
mithro | litghost: Where does CARRY0_CONST goes where? | 20:27 |
litghost | root of the chain | 20:28 |
litghost | in the SLICE | 20:28 |
litghost | Just look at the XML | 20:28 |
mithro | litghost: Oh, I see why muxgen isn't used as much anymore | 20:41 |
mithro | litghost: Also, it seems PRECYINIT_MUX just connects AX to CI_INIT ? | 20:41 |
litghost | litghost: Ya, C0 and C1 are now handled in synthesis | 20:42 |
litghost | mithro: And treated as parameters, rather than routed | 20:42 |
litghost | mithro: I could add them back as constant sources in the pb_type, but I'm following the principle, if you can do it in synthesis, do that | 20:42 |
sf-slack2 | <acomodi> litghost, mithro: I have checked the status of the v2x PR (https://github.com/SymbiFlow/symbiflow-arch-defs/pull/316) I have noticed that some v2x tests will fail if some assertions are not commented out. I guess that when we have green travis we should merge the PR and then work on solving the issues to the tool. | 20:50 |
tpb | Title: WIP: Improve the Verilog to XML conversion process by acomodi · Pull Request #316 · SymbiFlow/symbiflow-arch-defs · GitHub (at github.com) | 20:50 |
litghost | acomodi: Let's get a green CI on merge, and put commented out tests in an issue with a fix list | 20:51 |
mithro | litghost: Getting closer? https://usercontent.irccloud-cdn.com/file/UGDVGxZq/image.png | 20:55 |
litghost | ya | 20:55 |
litghost | CO_FABRIC should do somewhere | 20:55 |
sf-slack2 | <acomodi> litghost: how to automatic reformat in arch-defs? I got this in travis CI https://pastebin.com/4CWkkjnv | 20:58 |
tpb | Title: Scanning dependencies of target check_python yapf needs to reformat /home/travi - Pastebin.com (at pastebin.com) | 20:58 |
litghost | make format_python | 20:58 |
sf-slack2 | <acomodi> right, thanks | 20:59 |
mithro | litghost: I think we should add `make format` which runs `make format_python` and the others... | 21:03 |
litghost | mithro: Sure | 21:03 |
litghost | mithro: I believe elms was working on a PR to format other types that does that | 21:03 |
sf-slack2 | <acomodi> i got some files which are not related to v2x formatted as well | 21:03 |
sf-slack2 | <acomodi> should i just add them as well in your opinion? | 21:03 |
litghost | acomodi: That is a side affect of a yapf change | 21:03 |
mithro | acomodi: Check your yapf version -- see pull request for litghost | 21:04 |
litghost | acomodi: Merge with master | 21:04 |
mithro | be back in 30m | 21:04 |
sf-slack2 | <acomodi> Ok | 21:04 |
sf-slack2 | <acomodi> litghost: now `testarch presubmit` completes successfully on CI, I expect the same to happen for the others. I've pushed format corrections and hopefully CI will be green on everything | 21:18 |
litghost | ok | 21:19 |
litghost | Please address https://github.com/SymbiFlow/symbiflow-arch-defs/pull/316/files#r275509720 and also modify the CI scripts to build the v2x tests | 21:20 |
tpb | Title: WIP: Improve the Verilog to XML conversion process by acomodi · Pull Request #316 · SymbiFlow/symbiflow-arch-defs · GitHub (at github.com) | 21:20 |
litghost | I guess you added https://github.com/SymbiFlow/symbiflow-arch-defs/pull/316/files#diff-782ab5f76515b2b0ae739890283333a2R58 to "all" so the all target will run them | 21:21 |
tpb | Title: WIP: Improve the Verilog to XML conversion process by acomodi · Pull Request #316 · SymbiFlow/symbiflow-arch-defs · GitHub (at github.com) | 21:21 |
litghost | acomodi: Assuming CI is green, please address the remaining PR comments. They are pretty small | 21:23 |
sf-slack2 | <acomodi> So, actually for the time being I have disabled the whole `tests` directory | 21:23 |
sf-slack2 | <acomodi> Yep, I am on it | 21:23 |
*** Vonter has quit IRC | 21:23 | |
litghost | acomodi: Why tests? It was working on the previous master? | 21:24 |
*** Vonter has joined #symbiflow | 21:24 | |
litghost | Ah, you mean utils/vlog/tests | 21:25 |
litghost | Not tests | 21:25 |
sf-slack2 | <acomodi> yep, sorry utils/vlog/tests | 21:25 |
sf-slack2 | <acomodi> they have been added with #316 PR. I suggest that for now we wait for green CI and merge. And think about its solution afterwards. I have opened a ticket for that already. I'll solve the other changes to be done not related to the vlog tests and I think it could be good to go | 21:27 |
mithro | Back now | 21:40 |
hackerfoo | Is there a way to feed a clock signal into clk during simulation in Vivado? Or should I generate my own clock. | 21:47 |
mithro | hackerfoo: I think you have to generate your own | 21:47 |
mithro | hackerfoo: Maybe ask on ##openfpga? | 21:47 |
sf-slack2 | <acomodi> litghost: done, ice40 previously failed, but it was for an http issue while downloading conda | 21:48 |
litghost | hackerfoo: I usually just force it | 21:48 |
litghost | hackerfoo: Right click the clk and then "Force clock ..." | 21:49 |
mithro | litghost: Is there a way we can make cmake symlink the files into the build directory? | 21:49 |
hackerfoo | Thanks, I just found that. | 21:49 |
litghost | mithro: Currently we use https://cmake.org/cmake/help/v3.2/manual/cmake.1.html#command-line-tool-mode in copy mode | 21:50 |
tpb | Title: cmake(1) CMake 3.2.3 Documentation (at cmake.org) | 21:50 |
litghost | mithro: There is https://cmake.org/cmake/help/v3.2/manual/cmake.1.html#unix-specific-command-line-tools, but it is unix/linux only | 21:51 |
tpb | Title: cmake(1) CMake 3.2.3 Documentation (at cmake.org) | 21:51 |
mithro | litghost: So they should be copied into the build directory? | 21:56 |
litghost | mithro: Can you reprahse? | 21:56 |
mithro | litghost: I have an autolinter running on my editor, if I open a file in xc7/primitives/... it gets all angry about missing includes (for the auto-generated files). If I open it in build/xc7/primitives/.. it gets overwritten every build... | 21:58 |
litghost | mithro: Yes | 21:58 |
litghost | mithro: What's the question? | 21:59 |
mithro | litghost: If it was a symlink instead then I could open it in build/xc7/xxx and but it would actually be changing the xc7/xxx file... | 21:59 |
litghost | mithro: Yes, but it would only work on linux | 21:59 |
mithro | litghost: I don | 22:00 |
litghost | mithro: https://github.com/SymbiFlow/symbiflow-arch-defs/blob/master/make/file_targets.cmake#L263 | 22:00 |
tpb | Title: symbiflow-arch-defs/file_targets.cmake at master · SymbiFlow/symbiflow-arch-defs · GitHub (at github.com) | 22:00 |
mithro | litghost: I don't know we support anything but linux at the moment? | 22:00 |
mithro | litghost: Would it be okay if I made that an option to do linking? | 22:00 |
litghost | mithro: Sure | 22:00 |
litghost | mithro: I don't mind | 22:01 |
*** qfire has quit IRC | 22:39 | |
hackerfoo | I'm getting 502s errors from Conda on Kokoro: CondaHTTPError: HTTP 502 BAD GATEWAY for url <https://conda.anaconda.org/symbiflow/noarch/repodata.json> | 23:07 |
hackerfoo | Should I just restart it somehow? | 23:07 |
hackerfoo | Or just merge since it's pretty minor: https://github.com/SymbiFlow/symbiflow-arch-defs/pull/600 | 23:09 |
tpb | Title: Fix typos in clb_models.py affecting the RAM32X1D LUT mode by HackerFoo · Pull Request #600 · SymbiFlow/symbiflow-arch-defs · GitHub (at github.com) | 23:09 |
litghost | Ya restart | 23:11 |
litghost | There is a kokoro tag "kokoro:force-run" | 23:11 |
litghost | hackerfoo: In your case, do wait for travis, because it's checking for python formatting | 23:12 |
hackerfoo | Okay | 23:13 |
mithro | litghost: Why is it CARRY0_CONST and not CARRY0 ? | 23:36 |
litghost | CARRY0 is the thing we get out of the yosys techmap | 23:37 |
litghost | CARRY0_CONST handles the constant bits | 23:37 |
mithro | litghost: So CARRY0_CONST isn't used in the pb_types at all? | 23:41 |
litghost | opposite | 23:41 |
litghost | CARRY0 isn't used, CARRY0_CONST is | 23:41 |
litghost | Just look at the XML, https://github.com/SymbiFlow/symbiflow-arch-defs/blob/master/xc7/primitives/common_slice/carry/carry0.pb_type.xml#L1 | 23:41 |
tpb | Title: symbiflow-arch-defs/carry0.pb_type.xml at master · SymbiFlow/symbiflow-arch-defs · GitHub (at github.com) | 23:41 |
litghost | Well I guess you have to look carefully, the pb_type name is CARRY0, the subckt is CARRY0_CONST | 23:42 |
mithro | litghost: Oh - I see what is going on, the carry0.sim.v isn't in the CMakelists.txt file... | 23:50 |
litghost | mithro: And isn't used | 23:50 |
hackerfoo | I tried removing all connections to O5 in the model and pb_type for dpram32, but ram_test still doesn't work on hardware. So that isn't the problem. It must just be the routing, but I can't find a good way to check that things are routed properly. | 23:51 |
hackerfoo | I think I might just route everthing to switches and lights on the board. | 23:52 |
litghost | hackerfoo: That's what the test in xc7/tests/dram does | 23:53 |
litghost | hackerfoo: And how I debugged RAM64X1D to begin with | 23:53 |
hackerfoo | I wish I had just stuck with that from the start. Maybe. If I can figure it out that way. | 23:54 |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!