Tuesday, 2019-02-19

*** tpb has joined #symbiflow00:00
*** jevinskie has joined #symbiflow01:55
*** citypw has joined #symbiflow04:04
*** citypw has quit IRC04:05
*** citypw has joined #symbiflow04:12
*** proteusguy has joined #symbiflow05:50
*** OmniMancer has joined #symbiflow06:05
*** pgielda has joined #symbiflow07:21
*** jevinskie has quit IRC08:22
mithrohttps://docs.google.com/document/d/17QBzXAul8ioGL7WeTXk0awwspGIDZBZgTYUKy5oT_Gg/edit08:23
tpbTitle: Building real world rr_graphs to use with VPR - Google Docs (at docs.google.com)08:23
mithrohttps://docs.google.com/drawings/d/1qREImoaUjWDSsnbimDu-Mig3_M9hTr-6q-zbPd2VPEM/edit08:23
tpbTitle: Verilog to Routing (VtR / VPR) - Carry Chain + Pack Patterns - Google Drawings (at docs.google.com)08:23
mithrohttps://docs.google.com/drawings/d/1HboOHOZ2RtWdcra1ezlrmW7_wfWgwqtzK75LevIa9tE/edit08:24
tpbTitle: iCE40 - Tracks stuff - Google Drawings (at docs.google.com)08:24
*** pgielda__ has joined #symbiflow08:24
mithrohttps://docs.google.com/drawings/d/1tyuFQk9B8oEcdbSt7T_SyF8HAPLPh84Q-k6NIDQxOvo/edit08:24
tpbTitle: iCE4 - iCE40 with only 4x4 tiles - Google Drawings (at docs.google.com)08:24
mithrohttps://docs.google.com/document/d/1kTehDgse8GA2af5HoQ9Ntr41uNL_NJ43CjA32DofK8E/edit#heading=h.cgq2gbm5d8s108:24
tpbTitle: VPR and iCE40 Information - Google Docs (at docs.google.com)08:24
mithrohttps://docs.google.com/drawings/d/1FhdU-KdJi7LACPniHD5Zin9WlbuoqobUxA8Uaskz6R8/edit08:25
tpbTitle: Mux Timing inside iCE40 - Google Drawings (at docs.google.com)08:25
mithrohttps://docs.google.com/drawings/d/1FhdU-KdJi7LACPniHD5Zin9WlbuoqobUxA8Uaskz6R8/edit08:26
tpbTitle: Mux Timing inside iCE40 - Google Drawings (at docs.google.com)08:26
*** pgielda has quit IRC09:30
*** pgielda has joined #symbiflow09:30
kgugalaI sumed up what seem to ba causing troubles in specialized carry chains packing https://github.com/SymbiFlow/vtr-verilog-to-routing/issues/8#issuecomment-46505724409:42
tpbTitle: Placer cannot handle slice_l and slice_r carry chains in the same CLB · Issue #8 · SymbiFlow/vtr-verilog-to-routing · GitHub (at github.com)09:42
kgugala*seems to be09:43
*** pgielda__ has quit IRC09:54
*** citypw has quit IRC10:21
acomodiI have updated the SLICEM issue findings: https://github.com/SymbiFlow/symbiflow-arch-defs/issues/372#issuecomment-46507901710:46
tpbTitle: VTR cannot pack slicem.carrychain · Issue #372 · SymbiFlow/symbiflow-arch-defs · GitHub (at github.com)10:46
*** jevinskie has joined #symbiflow13:47
*** OmniMancer has quit IRC14:13
*** somlo has quit IRC14:42
mkurcI've added some comments & thoughts about #294. It seems to me that it cannot be done. https://github.com/SymbiFlow/symbiflow-arch-defs/issues/29415:02
tpbTitle: Move VPR specific yosys tech maps into symbiflow-arch-defs · Issue #294 · SymbiFlow/symbiflow-arch-defs · GitHub (at github.com)15:02
*** jevinskie has quit IRC15:34
*** citypw has joined #symbiflow15:44
*** somlo has joined #symbiflow16:39
*** citypw has quit IRC17:24
mithroMorning everyone23:22
mithrokgugala / acomodi: I would suggest for the carry-chain stuff, just support only one carry chain in a tile for now -- choose one of the slices to have it23:22
litghostmithro: I think I have BRAM's figured out, needs a new DB push once https://github.com/SymbiFlow/prjxray/pull/66823:57
tpbTitle: Add CASCOUT_*_ACTIVE bits. by litghost · Pull Request #668 · SymbiFlow/prjxray · GitHub (at github.com)23:57

Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!