*** tpb has joined #photonsdi | 00:00 | |
*** RexOrCine is now known as RexOrCine|away | 00:42 | |
*** Bertl_oO is now known as Bertl_zZ | 06:34 | |
*** se6astian|away is now known as se6astian | 08:04 | |
*** Bertl_zZ is now known as Bertl | 11:32 | |
*** se6astian has quit IRC | 13:03 | |
*** RexOrCine|away has quit IRC | 13:03 | |
*** RexOrCine|away has joined #photonsdi | 13:03 | |
*** se6astian|away has joined #photonsdi | 13:03 | |
*** se6astian|away is now known as se6astian | 13:03 | |
*** Bertl is now known as Bertl_oO | 13:46 | |
*** se6astian is now known as se6astian|away | 16:12 | |
*** se6astian|away is now known as se6astian | 19:08 | |
*** RexOrCine|away is now known as RexOrCine | 21:18 | |
felix_ | today i finally worked on the hardware test thing again, but spent most of the time wrestling migen. i mean i like a lot about migen/litex, but either vhdl has much better documentation or i'm trying to do things the vhdl way and there's a better solution i just don't see | 21:20 |
---|---|---|
se6astian | can florrent help maybe with some guidance/tips? | 21:46 |
*** se6astian is now known as se6astian|away | 21:47 | |
felix_ | maybe? | 21:47 |
felix_ | he's also in the channel where i asked about stuff, but haven't gotten any answers yet | 21:48 |
Kjetil | What is general status of the hardware now if you don't mind me asking? Has the card been "booted" and clocks programmed? | 21:54 |
felix_ | it should be partially assembled (no sdi chips and probably no si* clocking chip yet) and waiting for a bitstream to test | 21:58 |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!