| *** tpb has joined #openrisc | 00:00 | |
| *** X-Scale` has joined #openrisc | 00:13 | |
| *** X-Scale has quit IRC | 00:14 | |
| *** X-Scale` is now known as X-Scale | 00:14 | |
| *** rohitksingh has quit IRC | 00:16 | |
| *** rohitksingh has joined #openrisc | 00:19 | |
| *** rohitksingh has quit IRC | 00:21 | |
| *** rohitksingh has joined #openrisc | 00:22 | |
| *** rohitksingh has quit IRC | 00:32 | |
| *** rohitksingh has joined #openrisc | 00:34 | |
| *** rohitksingh has quit IRC | 00:34 | |
| *** rohitksingh has joined #openrisc | 00:36 | |
| *** peepsalot has joined #openrisc | 07:30 | |
| peepsalot | hi, i'm learning FPGAs/HDL and looking for some simple CPU designs as reference. I'm wondering what is the simplest open CPU core (in resource usage and/or ISA) either in general or of those capable of running Linux? | 07:35 |
|---|---|---|
| peepsalot | seems like there are many designs competing for most lightweight, etc :) | 07:37 |
| peepsalot | has anyone made a sort of overview/comparison of features of the various options? | 07:46 |
| *** rohitksingh has quit IRC | 08:59 | |
| *** rohitksingh has joined #openrisc | 19:55 | |
| *** tpb has joined #openrisc | 23:16 | |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!