| *** tpb has joined #opencores | 00:00 | |
| *** v0|d has quit IRC | 06:44 | |
| *** jopdorp has joined #opencores | 20:58 | |
| jopdorp | I'm working on a low-latency synthesizer in verilog | 21:04 |
|---|---|---|
| jopdorp | Not really the place forit here huh | 21:05 |
| jopdorp | Or is it? | 21:06 |
| jopdorp | I don't have midi integration yet.. | 21:08 |
| jopdorp | It's based on a saw and a square wave | 21:09 |
| jopdorp | And has a adjustable low pass filter | 21:09 |
| jopdorp | It supports having multiple oscilators with multiple frequencies | 21:10 |
| jopdorp | It's all based on logic, no clock involved | 21:10 |
| jopdorp | I mean, there is a clock | 21:10 |
| jopdorp | But no multi cycle calculations | 21:11 |
| jopdorp | So when the input frequency (16 bit number) changes, the output signal changes the next cycle | 21:11 |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!