*** tpb has joined #litex | 00:00 | |
*** thorns514 has joined #litex | 00:23 | |
*** pftbest has quit IRC | 00:23 | |
*** pftbest has joined #litex | 00:39 | |
*** pftbest has quit IRC | 00:43 | |
*** Degi_ has joined #litex | 00:50 | |
*** Degi has quit IRC | 00:50 | |
*** Degi_ is now known as Degi | 00:50 | |
*** lkcl has quit IRC | 01:26 | |
*** lkcl has joined #litex | 01:39 | |
*** thorns514 has quit IRC | 01:41 | |
*** anuejn has quit IRC | 01:57 | |
*** anuejn has joined #litex | 01:58 | |
*** lkcl has quit IRC | 03:24 | |
*** lkcl has joined #litex | 03:37 | |
*** lkcl has quit IRC | 04:42 | |
*** lkcl has joined #litex | 04:55 | |
*** kgugala has joined #litex | 05:48 | |
*** kgugala_ has quit IRC | 05:50 | |
*** lkcl has quit IRC | 05:56 | |
_florent_ | tcal: Thanks, I need to think a bit about the CFU integration. I also need to do similar work on VexRiscv-SMP to expose some of the parameters to targets (cpu-count, aes, fpu, etc...) so will think about the CFU for VexRiscv and others RISC-V CPU while doing this. | 06:08 |
---|---|---|
_florent_ | tcal: Would you mind opening an issue for this in LiteX? | 06:08 |
*** lkcl has joined #litex | 06:09 | |
*** kgugala_ has joined #litex | 07:11 | |
*** kgugala has quit IRC | 07:14 | |
*** m4ssi has joined #litex | 07:24 | |
*** lkcl has quit IRC | 07:31 | |
*** m4ssi has quit IRC | 07:31 | |
*** lkcl has joined #litex | 07:43 | |
*** Melkhior has joined #litex | 07:46 | |
*** acathla has joined #litex | 07:49 | |
Melkhior | @_florent_ I have an example at home for some VexRiscv parameters; i added a '--extensions' to litex/soc/cores/cpu/vexriscv_smp/core.py (which I passs from linux-on-litex-vexriscv/make.py), so I can do : | 07:53 |
Melkhior | --extensions I,M,A,C,F,D,B,Zbr,Zbt,Zkn,Zks | 07:53 |
Melkhior | (I,M,A are redundant of course but make things more readable for me) | 07:53 |
Melkhior | F & D enables the FPU | 07:53 |
Melkhior | C enable compressed instructions | 07:53 |
Melkhior | B and latest enables my custom plugins; Zkn for instance could enable AesPlugin (I have a patch to make AesPlugin Zk-compliant, but it will have to be updated as Zk is going to revert some opcode space optimization) | 07:53 |
Melkhior | code on the 'reciving' end in VexRiscv is visible on https://github.com/rdolbeau/VexRiscv/tree/three_operands, e.g. https://github.com/rdolbeau/VexRiscv/blob/three_operands/src/main/scala/vexriscv/demo/smp/VexRiscvSmpLitexCluster.scala | 07:53 |
Melkhior | s/reciving/receiving/ | 07:53 |
Melkhior | I've also added the extensions in MISA and the arch string so that it appears in e.g. /proc/cpuinfo | 08:03 |
geertu | Melkhior: we already have riscv,isa under /proc/device-tree/.../cpu@0/ ? | 08:07 |
Melkhior | @geertu yes: | 08:09 |
Melkhior | root@buildroot:~47 cat /proc/device-tree/cpus/cpu\@3/riscv\,isa ; echo | 08:09 |
Melkhior | rv32imafdcb | 08:09 |
Melkhior | @geertu question: in riscv,isa, should non-std extension appears and how ? In MISA you add 'x' if there's any, but for riscv,isa should we a) ignore them b) add an 'x' c) add the canonical Z order ? (rv32imafdcbZbr_Zbt_Zkn_Zks) | 08:53 |
Melkhior | also Z is for 'somewhat standard' so not even sure if it's 'x'... | 08:54 |
*** pftbest has joined #litex | 08:54 | |
*** Melkhior has quit IRC | 10:21 | |
*** learninguy has joined #litex | 10:51 | |
*** learninguy has quit IRC | 11:14 | |
*** m4ssi has joined #litex | 11:44 | |
*** Melkhior has joined #litex | 12:24 | |
*** m4ssi has quit IRC | 12:28 | |
*** Bertl_zZ is now known as Bertl | 13:23 | |
geertu | Melkhior: see Documentation/devicetree/bindings/riscv/cpus.yaml | 14:05 |
*** vup has quit IRC | 15:20 | |
*** vup has joined #litex | 15:20 | |
*** lkcl has quit IRC | 15:42 | |
*** peepsalot has quit IRC | 15:52 | |
*** peepsalot has joined #litex | 15:54 | |
*** lkcl has joined #litex | 15:55 | |
Melkhior | @geertu thanks, could have guessed;-) , so this is the full specification apparently | 16:03 |
*** lkcl has quit IRC | 16:21 | |
*** lkcl has joined #litex | 16:34 | |
tcal | _florent_: thanks, I've created issue #883. | 16:43 |
*** peepsalot has quit IRC | 16:58 | |
*** m4ssi has joined #litex | 18:08 | |
*** pftbest has quit IRC | 18:14 | |
*** pftbest has joined #litex | 18:16 | |
*** pftbest has quit IRC | 19:14 | |
*** pftbest has joined #litex | 19:15 | |
*** rj has joined #litex | 19:42 | |
*** rj has quit IRC | 19:59 | |
*** rj has joined #litex | 20:03 | |
*** Melkhior has quit IRC | 20:07 | |
nickoe | bruh, I better start to play with litex again ... soon | 20:09 |
*** rj has quit IRC | 20:43 | |
*** rj has joined #litex | 20:46 | |
*** Bertl is now known as Bertl_oO | 20:49 | |
*** thorns514 has joined #litex | 20:50 | |
*** thorns514 has quit IRC | 20:51 | |
*** peepsalot has joined #litex | 20:53 | |
*** pftbest has quit IRC | 21:05 | |
*** pftbest has joined #litex | 21:09 | |
*** rj has quit IRC | 21:27 | |
*** rj has joined #litex | 21:32 | |
*** m4ssi has quit IRC | 21:38 | |
*** rj has quit IRC | 22:12 | |
*** rj has joined #litex | 22:14 | |
*** rj has quit IRC | 22:42 | |
*** rj has joined #litex | 22:47 | |
*** thorns514 has joined #litex | 22:50 | |
*** thorns514 has quit IRC | 23:03 | |
*** pftbest has quit IRC | 23:25 | |
*** pftbest has joined #litex | 23:25 | |
*** rj has quit IRC | 23:27 | |
*** lf has quit IRC | 23:27 | |
*** lf has joined #litex | 23:31 | |
*** rj has joined #litex | 23:33 | |
*** rj has quit IRC | 23:53 |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!