| *** tpb has joined #litex | 00:00 | |
| *** FFY00_ has quit IRC | 00:14 | |
| *** m4ssi has quit IRC | 00:32 | |
| thorns514 | if I have a uart that I want to use to serialboot some firmware, and then reuse in lxserver to connect to litescope_cli, is this possible ? | 00:54 |
|---|---|---|
| *** Degi_ has joined #litex | 00:57 | |
| *** Degi has quit IRC | 01:01 | |
| *** Degi_ is now known as Degi | 01:01 | |
| *** FFY00_ has joined #litex | 01:05 | |
| *** Emantor has quit IRC | 01:20 | |
| *** Emantor has joined #litex | 01:24 | |
| *** thorns514 has quit IRC | 01:53 | |
| *** ric96 has quit IRC | 02:34 | |
| *** ric96 has joined #litex | 02:35 | |
| *** cjearls has joined #litex | 03:45 | |
| *** cjearls has quit IRC | 04:11 | |
| *** Emantor has quit IRC | 04:17 | |
| *** FFY00_ has quit IRC | 04:17 | |
| *** lf has quit IRC | 04:17 | |
| *** awordnot has quit IRC | 04:17 | |
| *** tmbinc has quit IRC | 04:17 | |
| *** tannewt has quit IRC | 04:17 | |
| *** levi has quit IRC | 04:17 | |
| *** rektide has quit IRC | 04:17 | |
| *** miek has quit IRC | 04:17 | |
| *** Stary has quit IRC | 04:17 | |
| *** gatecat has quit IRC | 04:17 | |
| *** alanvgreen has quit IRC | 04:17 | |
| *** x56_ has quit IRC | 04:17 | |
| *** key2 has quit IRC | 04:17 | |
| *** rohitksingh has quit IRC | 04:17 | |
| *** palmer has quit IRC | 04:17 | |
| *** somlo has quit IRC | 04:17 | |
| *** RaYmAn has quit IRC | 04:17 | |
| *** mntmn has quit IRC | 04:17 | |
| *** xobs has quit IRC | 04:17 | |
| *** Bertl has quit IRC | 04:17 | |
| *** awygle has quit IRC | 04:17 | |
| *** flammit has quit IRC | 04:17 | |
| *** Claude has quit IRC | 04:17 | |
| *** sorear has quit IRC | 04:17 | |
| *** esden has quit IRC | 04:17 | |
| *** acathla has quit IRC | 04:17 | |
| *** the_jinx has quit IRC | 04:17 | |
| *** xfxf has quit IRC | 04:17 | |
| *** y2kbugger has quit IRC | 04:17 | |
| *** gruetzkopf has quit IRC | 04:17 | |
| *** TMM has quit IRC | 04:17 | |
| *** cr1901_modern has quit IRC | 04:17 | |
| *** felix_ has quit IRC | 04:17 | |
| *** shenki has quit IRC | 04:17 | |
| *** Bleepshop has quit IRC | 04:17 | |
| *** _franck_ has quit IRC | 04:17 | |
| *** captain_morgan has quit IRC | 04:17 | |
| *** Degi has quit IRC | 04:17 | |
| *** zyp has quit IRC | 04:17 | |
| *** Emantor has joined #litex | 04:18 | |
| *** FFY00_ has joined #litex | 04:18 | |
| *** Degi has joined #litex | 04:18 | |
| *** lf has joined #litex | 04:18 | |
| *** xobs has joined #litex | 04:18 | |
| *** mntmn has joined #litex | 04:18 | |
| *** RaYmAn has joined #litex | 04:18 | |
| *** somlo has joined #litex | 04:18 | |
| *** flammit has joined #litex | 04:18 | |
| *** awygle has joined #litex | 04:18 | |
| *** Bertl has joined #litex | 04:18 | |
| *** gruetzkopf has joined #litex | 04:18 | |
| *** y2kbugger has joined #litex | 04:18 | |
| *** xfxf has joined #litex | 04:18 | |
| *** the_jinx has joined #litex | 04:18 | |
| *** acathla has joined #litex | 04:18 | |
| *** esden has joined #litex | 04:18 | |
| *** sorear has joined #litex | 04:18 | |
| *** Claude has joined #litex | 04:18 | |
| *** TMM has joined #litex | 04:18 | |
| *** shenki has joined #litex | 04:18 | |
| *** felix_ has joined #litex | 04:18 | |
| *** cr1901_modern has joined #litex | 04:18 | |
| *** palmer has joined #litex | 04:18 | |
| *** key2 has joined #litex | 04:18 | |
| *** rohitksingh has joined #litex | 04:18 | |
| *** alanvgreen has joined #litex | 04:18 | |
| *** x56_ has joined #litex | 04:18 | |
| *** gatecat has joined #litex | 04:18 | |
| *** Stary has joined #litex | 04:18 | |
| *** rektide has joined #litex | 04:18 | |
| *** miek has joined #litex | 04:18 | |
| *** levi has joined #litex | 04:18 | |
| *** tannewt has joined #litex | 04:18 | |
| *** tmbinc has joined #litex | 04:18 | |
| *** awordnot has joined #litex | 04:18 | |
| *** captain_morgan has joined #litex | 04:18 | |
| *** _franck_ has joined #litex | 04:18 | |
| *** Bleepshop has joined #litex | 04:18 | |
| *** zyp has joined #litex | 04:18 | |
| *** CarlFK has quit IRC | 04:20 | |
| *** promach3 has quit IRC | 04:20 | |
| *** disasm[m] has quit IRC | 04:20 | |
| *** leons has quit IRC | 04:20 | |
| *** jryans has quit IRC | 04:20 | |
| *** xobs has quit IRC | 04:21 | |
| *** ric96 has quit IRC | 04:21 | |
| *** JJJollyjim has quit IRC | 04:21 | |
| *** apolkosnik[m] has quit IRC | 04:21 | |
| *** shoragan[m] has quit IRC | 04:21 | |
| *** sajattack[m] has quit IRC | 04:21 | |
| *** ric96 has joined #litex | 04:22 | |
| *** promach3 has joined #litex | 04:55 | |
| *** CarlFK has joined #litex | 05:13 | |
| *** sajattack[m] has joined #litex | 05:13 | |
| *** xobs has joined #litex | 05:13 | |
| *** shoragan[m] has joined #litex | 05:13 | |
| *** disasm[m] has joined #litex | 05:13 | |
| *** JJJollyjim has joined #litex | 05:13 | |
| *** leons has joined #litex | 05:13 | |
| *** jryans has joined #litex | 05:13 | |
| *** apolkosnik[m] has joined #litex | 05:13 | |
| *** Bertl is now known as Bertl_zZ | 05:20 | |
| *** Melkhior has joined #litex | 12:42 | |
| *** kgugala_ has joined #litex | 12:49 | |
| *** kgugala has quit IRC | 12:51 | |
| *** thorns514 has joined #litex | 13:10 | |
| *** _whitelogger has quit IRC | 14:33 | |
| *** _whitelogger has joined #litex | 14:36 | |
| *** kgugala_ has quit IRC | 15:44 | |
| *** kgugala has joined #litex | 15:44 | |
| *** Bertl_zZ is now known as Bertl | 15:56 | |
| thorns514 | if I have a USB debug bridge working with a valenty DummyUsb core in my soc, verified with wishbone-tool, should I expect this also to work with litescope using lxserver? | 16:21 |
| zyp | yes | 16:23 |
| dkozel | Is there a way to load a new bitstream to the CLE-215 over LitePCIe _florent_ ? | 16:25 |
| zyp | isn't that what the ICAP module is for? | 16:27 |
| thorns514 | ok thanks, I need to figure out why it reports no regs then .. | 16:28 |
| dkozel | zyp: I'll go take a look | 16:28 |
| dkozel | First glance is that should allow partial reconfiguration which is essentially the goal. Most literature is about reconfiguring from an internal softcore, but presuably the interface can be wired to an external facing bus like PCIe | 16:32 |
| zyp | IIRC the litex module just exposes it as a couple of registers on the CSR bus | 16:52 |
| *** m4ssi has joined #litex | 16:56 | |
| _florent_ | dkozel: with the Acorn, adding S7SPIFlash as a flash submodule will allow you to update the bistream in SPI Flash with the LitePCIe utilities | 17:04 |
| _florent_ | https://github.com/enjoy-digital/litex/blob/master/litex/soc/cores/spi_flash.py#L357 | 17:05 |
| _florent_ | Adding ICAP as icap submodule will allow you to reload the bistream with the LitePCIe utilities | 17:05 |
| _florent_ | https://github.com/enjoy-digital/litex/blob/master/litex/soc/cores/icap.py#L17 | 17:06 |
| _florent_ | similar to this: | 17:06 |
| _florent_ | https://www.irccloud.com/pastebin/DLsV86sa/ | 17:07 |
| tpb | Title: Snippet | IRCCloud (at www.irccloud.com) | 17:07 |
| zyp | _florent_, question: what does generic_platform.Inverted do? | 17:08 |
| thorns514 | does the litescope cli/RemoteClient need the soc csr.csv (with all the CSR regs and memory map etc), in addition to the analyzer CSV with the tapped wires? it's complaining that the remote has no "regs", and it works if I rename the file that I saved my soc --csr-csv to as csr.csv (which the RemoteClient seems to default to) ... | 17:10 |
| zyp | the reason I'm asking is because I'm about to put some more work into my luna wrapper, and I want it to automatically adapt to the phy used on the platform | 17:10 |
| zyp | ulpi phys can have reset being either active high or active low, and the clock can either be an input or an output | 17:10 |
| zyp | for the clock I'm planning to distinguish on whether the pads have a clk or clk_o signal, and I'm wondering if I should do similar with reset, or if this is what the Inverted annotation is meant for | 17:12 |
| _florent_ | zyp: Inverted was introduced as a quick workaround for some NeTV2 use cases, I'm not sure we should expand it for now (at least I would like to revisit it first) | 17:39 |
| zyp | I see, that explains why I didn't see much use of it when I grepped around | 17:40 |
| _florent_ | thorns514: LiteScope indeed also needs the csr.csv to get the register mapping (analyzer.csv only provides the mapping of the analyzer signals) | 17:40 |
| zyp | in that case I think I'll call it rst_n if it's active low | 17:40 |
| thorns514 | _florent_: thanks, yeah I am prepping a PR to add a better warning if your CSR is not csr.csv. But I'm still trying to get a good trace first. I'm triggering on the CYC of my bus slave for instance, but the trace that pops out (immediately) has no CYC raise in it | 17:42 |
| zyp | _florent_, you've got two PRs from me in litex-boards now: https://github.com/litex-hub/litex-boards/pull/199 https://github.com/litex-hub/litex-boards/pull/201 :) | 17:46 |
| thorns514 | I keep getting traces that are definitely not random, but not at all related to my triggers | 17:54 |
| *** proteusguy has quit IRC | 17:55 | |
| *** keesj has quit IRC | 17:55 | |
| *** kbeckmann has quit IRC | 17:55 | |
| *** anuejn has quit IRC | 17:55 | |
| *** geertu has quit IRC | 17:55 | |
| *** trabucayre has quit IRC | 17:55 | |
| *** proteusguy has joined #litex | 17:56 | |
| *** keesj has joined #litex | 17:56 | |
| *** kbeckmann has joined #litex | 17:56 | |
| *** anuejn has joined #litex | 17:56 | |
| *** geertu has joined #litex | 17:56 | |
| *** trabucayre has joined #litex | 17:56 | |
| thorns514 | maybe I'll try tapping the cpu wires like the example instead of my verilog instance bus wires | 17:57 |
| thorns514 | yeah I dunno, I can't find any rhyme or reason to these triggers, mysterious | 18:13 |
| *** cr1901_modern has quit IRC | 18:48 | |
| *** cr1901_modern has joined #litex | 18:49 | |
| *** pftbest has quit IRC | 19:02 | |
| thorns514 | aha well I got my module working at least, even if I never figured out the litescope triggering problem | 19:11 |
| thorns514 | never saw a CYC high at all... | 19:11 |
| *** pftbest has joined #litex | 19:20 | |
| _florent_ | zyp: thanks for the PRs, I'll review them very soon | 19:46 |
| *** dormito has quit IRC | 21:03 | |
| *** kgugala has quit IRC | 22:39 | |
| *** kgugala has joined #litex | 22:40 | |
| *** kgugala has quit IRC | 23:03 | |
| *** kgugala has joined #litex | 23:04 | |
| *** m4ssi has quit IRC | 23:31 | |
| *** lf has quit IRC | 23:32 | |
| *** lf has joined #litex | 23:33 | |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!