Monday, 2021-03-29

*** tpb has joined #litex00:00
*** pftbest_ has joined #litex00:07
*** pftbest has quit IRC00:10
*** hansfbaier has joined #litex00:19
*** lkcl has quit IRC01:08
*** lkcl has joined #litex01:22
*** Degi_ has joined #litex01:23
*** Degi has quit IRC01:24
*** Degi_ is now known as Degi01:24
*** pftbest_ has quit IRC01:43
*** pftbest has joined #litex02:03
*** pftbest has quit IRC02:08
sajattack[m]yeah it's definitely a problem on newer kernels02:16
sajattack[m]I spun up an ubuntu 18.04 vm with pcie passthrough and it works now02:16
sajattack[m]9Gbps DMA02:19
sajattack[m]happy to look into a fix if I have time and you point me in the right direction02:22
* sajattack[m] uploaded an image: (158KiB) < https://matrix.org/_matrix/media/r0/download/matrix.org/vVjZnwZeJHqYIwTKXTEdMZwH/Screenshot%20from%202021-03-28%2020-04-45.png >03:10
sajattack[m]got a lot of this while messing about with litex_server03:10
sajattack[m]lots of etherbone timeouts too but I think I might have resolved that one03:16
*** [Matt] has quit IRC03:35
*** Akshar has joined #litex03:46
*** [Matt] has joined #litex03:48
*** Akshar has quit IRC03:51
*** Akshar has joined #litex03:53
*** Akshar has joined #litex04:07
AksharHey! All. I am total new here.04:07
hansfbaierAkshar: Hi04:07
AksharI want to build one SBC which has litex core and most of the things that rasberry pi kind of kit includes.04:07
AksharBut under 80$04:07
Aksharis it feasible?04:09
*** Akshar has quit IRC04:19
*** Akshar has joined #litex04:20
*** Akshar has quit IRC04:28
hansfbaierAk04:30
*** hansfbaier has quit IRC04:30
*** Bertl is now known as Bertl_zZ05:03
*** pftbest has joined #litex06:51
*** HoloIRCUser has quit IRC07:14
keesjsajattack[m]: what am I looking at. is your fpga on the pcie of your host pc?08:25
sajattack[m]yes08:25
keesj1048576 == 0x10000008:25
sajattack[m]yeah pretty small08:26
keesjcool08:27
sajattack[m]so I don't know where it's set and why it's too small08:27
keesjwelll for mmap you can probably trace the calls (e.g. use strace) but . .my guess would be that the problem is in addr08:31
*** m4ssi has joined #litex08:34
keesjthe address is over 4g over the start08:35
*** Guest44411 has quit IRC09:00
*** Bertl_zZ is now known as Bertl11:10
_florent_sajattack[m]: To limit BAR0 size, the CSR are remapped internally to address 0,  so with LiteX Server over PCIe you have to use this for now: https://github.com/enjoy-digital/litex/commit/58701cc48cd1778cec14196d86ab4d75d7c2862411:36
*** m4ssi has quit IRC11:42
mithrozyp: Were was the USB stuff you were doing again?11:47
zypmithro, https://github.com/enjoy-digital/litex/pull/860#issuecomment-80557289911:48
mithrozyp: Do you twitter?11:49
zypno11:49
mithrozyp: https://twitter.com/BrunoLevy01/status/137618365458251776511:50
mithrozyp: https://twitter.com/BrunoLevy01/status/137649060407141581311:50
*** futarisIRCcloud has joined #litex13:59
*** Bertl is now known as Bertl_oO13:59
*** rj has joined #litex14:14
*** disasm[m] has quit IRC15:44
*** disasm[m] has joined #litex15:44
*** cr1901_modern has quit IRC15:46
*** Bertl_oO is now known as Bertl16:05
*** cr1901_modern has joined #litex19:30
*** kbeckmann has quit IRC19:39
*** kbeckmann has joined #litex19:44
*** kgugala has quit IRC20:26
*** rj has quit IRC23:38
*** BryceSchroeder has joined #litex23:42
*** lf has quit IRC23:46
*** lf has joined #litex23:46

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!