Wednesday, 2021-01-27

*** tpb has joined #litex00:00
*** hansfbaier has joined #litex00:04
*** lf_ has quit IRC00:44
*** lf has joined #litex00:44
*** futarisIRCcloud has quit IRC02:45
*** Degi_ has joined #litex03:46
*** Degi has quit IRC03:47
*** Degi_ is now known as Degi03:47
*** futarisIRCcloud has joined #litex03:52
*** midnight has quit IRC04:08
*** apolkosnik[m] has quit IRC04:08
*** pepijndevos has quit IRC04:08
*** xobs has quit IRC04:08
*** kgugala has quit IRC04:12
*** xobs has joined #litex04:14
*** Bertl_oO is now known as Bertl_zZ04:18
*** jevinskie[m] has quit IRC04:20
*** sajattack[m] has quit IRC04:20
*** leons has quit IRC04:20
*** disasm[m] has quit IRC04:20
*** xobs has quit IRC04:20
*** david-sawatzke[m has quit IRC04:20
*** promach3 has quit IRC04:20
*** CarlFK[m] has quit IRC04:20
*** jryans has quit IRC04:21
*** midnight has joined #litex04:33
*** pepijndevos has joined #litex04:33
*** midnight has quit IRC04:35
*** pepijndevos has quit IRC04:36
*** midnight has joined #litex04:38
*** pepijndevos has joined #litex04:38
*** promach3 has joined #litex04:43
*** david-sawatzke[m has joined #litex04:51
*** midnight has quit IRC04:54
*** pepijndevos has quit IRC04:54
*** midnight has joined #litex04:57
*** pepijndevos has joined #litex04:57
*** promach3 has quit IRC05:00
*** david-sawatzke[m has quit IRC05:01
*** hansfbaier has quit IRC05:16
*** sajattack[m] has joined #litex05:36
*** jevinskie[m] has joined #litex05:37
*** leons has joined #litex05:39
*** apolkosnik[m] has joined #litex05:39
*** disasm[m] has joined #litex05:43
*** CarlFK[m] has joined #litex05:45
*** xobs has joined #litex05:58
*** jryans has joined #litex06:02
*** david-sawatzke[m has joined #litex06:13
*** promach3 has joined #litex06:15
*** kgugala has joined #litex06:23
*** futarisIRCcloud has quit IRC06:51
*** hansfbaier has joined #litex07:53
*** lkcl has quit IRC08:24
*** lkcl has joined #litex08:37
*** Zguig has joined #litex09:31
*** hansfbaier has quit IRC09:52
*** hansfbaier has joined #litex09:54
*** lkcl has quit IRC10:19
*** lkcl has joined #litex10:32
*** Zguig has quit IRC11:15
*** hansfbaier has quit IRC11:24
*** Zguig has joined #litex11:27
*** Bertl_zZ is now known as Bertl12:04
*** Zguig has quit IRC12:16
*** dkozel has joined #litex12:40
*** FFY00 has quit IRC12:52
*** Bertl is now known as Bertl_oO12:56
*** futarisIRCcloud has joined #litex13:28
*** Melkhior has joined #litex13:28
*** FFY00 has joined #litex13:41
*** lkcl has quit IRC14:06
*** lkcl has joined #litex14:19
*** Zguig has joined #litex14:27
somloshorne: got a notification from the kernel test robot (with you in the cc) re. the "move generic accessors to litex.h" -- any idea, is that a real problem or a glitch in the testing infrastructure ? :)14:59
geertusomlo: Is it bad? Was it CCed to a public list?15:13
*** Zguig has quit IRC15:26
*** Melkhior has quit IRC15:26
*** flammit has quit IRC16:37
*** sorear has quit IRC16:37
*** pdp7 has quit IRC16:37
*** tcal has quit IRC16:37
*** _florent_ has quit IRC16:37
*** y2kbugger has quit IRC16:37
*** Claude has quit IRC16:37
*** tucanae47 has quit IRC16:37
*** alanvgreen has quit IRC16:37
*** daveshah has quit IRC16:37
*** davidlattimore has quit IRC16:38
*** levi has quit IRC16:38
*** key2 has quit IRC16:38
*** esden has quit IRC16:38
*** guan has quit IRC16:38
*** ric96 has quit IRC16:38
*** carlomaragno has quit IRC16:38
*** bubble_buster has quit IRC16:38
*** futarisIRCcloud has quit IRC16:38
*** tannewt has quit IRC16:38
*** mithro has quit IRC16:38
*** flammit has joined #litex16:39
*** Claude has joined #litex16:39
*** futarisIRCcloud has joined #litex16:40
*** rohitksingh has quit IRC16:40
*** y2kbugger has joined #litex16:40
*** alanvgreen has joined #litex16:40
*** daveshah has joined #litex16:40
*** davidlattimore has joined #litex16:40
*** tcal has joined #litex16:42
*** key2 has joined #litex16:42
somlogeertu: forwarded it to you (yes mailing list in the cc, but I'd have to do "research" to find a public link :)16:43
*** tucanae47 has joined #litex16:43
*** esden has joined #litex16:44
*** levi has joined #litex16:45
*** _florent_ has joined #litex16:45
*** daveshah has quit IRC16:45
*** sorear has joined #litex16:45
geertusomlo: thx16:45
geertuLooks fishy16:45
*** ric96 has joined #litex16:46
geertubtw, http://lore.kernel.org/r/<msgid>16:46
somloyeah, can't see how it's related to the patch it's actually complaining about :)16:46
somlogeertu: thanks for the msgid link-fu, I'll have to remember that! :)16:49
*** bubble_buster has joined #litex16:50
geertusomlo: That .config seems to be completely broken. I get lots of16:50
geertush4-linux-gnu-objcopy: Unable to change endianness of input file(s)16:50
geertush4-linux-gnu-ld: cannot find certs/.tmp_gl_system_keyring.o: No such file or directory16:50
geertu=> ignore16:51
somloyeah, tried to reproduce it yesterday, got a total incomprehensible mess, which leads me to suspect the kernel test robot is having a "moment" :)16:51
somlobut needed a sanity check to be sure...16:51
somlothanks!16:51
*** rohitksingh has joined #litex16:53
geertusomlo: The robot is right in that drivers/soc/litex/litex_soc_ctrl.o regressed due to your commit. But since everything else is broken, too, that doesn't matter.16:54
*** guan has joined #litex16:56
*** pdp7 has joined #litex16:56
*** tannewt has joined #litex16:56
*** bubble_buster has quit IRC16:56
*** bubble_buster has joined #litex16:56
somlogeertu: ok, for now I'll go with "return -EWORKSFORME", and assume that either nothing is wrong, or someone will send a bug report that at least one of us can comprehend :)16:57
*** daveshah has joined #litex16:58
*** FFY00 has quit IRC16:59
*** carlomaragno has joined #litex16:59
*** mithro has joined #litex17:00
*** kgugala has quit IRC17:11
*** kgugala has joined #litex17:11
*** bubble_buster has quit IRC17:17
*** carlomaragno has quit IRC17:18
*** mithro has quit IRC17:18
*** bubble_buster has joined #litex17:19
*** carlomaragno has joined #litex17:19
*** daveshah has quit IRC17:19
*** mithro has joined #litex17:21
*** _florent_ has quit IRC17:21
*** FFY00 has joined #litex17:27
acathlaI made a capture with LiteScope on a versa-ecp5 : http://acathla.tk/LiteX/Capture%20d%E2%80%99%C3%A9cran_2021-01-27_18-25-12.png17:28
*** _florent_ has joined #litex17:29
acathlaI don't what's the CPU is doing between two writes to an UART (CSR). It takes 42 cycles here, 156 on a Fomu17:30
acathla_florent_, I made a capture with litescope : http://acathla.tk/LiteX/Capture%20d%E2%80%99%C3%A9cran_2021-01-27_18-25-12.png and the VCD : http://acathla.tk/LiteX/dump_versa_writes_in_42_cycles.vcd17:31
acathlaI don't know how to debug more, and what to do now.17:31
mithro_florent_: Still got some work to do to catch up with Chisel! https://usercontent.irccloud-cdn.com/file/iR1F1Mqy/image.png17:32
*** daveshah has joined #litex17:33
zypacathla, it's waiting17:48
acathlazyp, waiting for a signal?17:49
zypacathla, dbus_cyc goes high when the cpu is trying to write, dbus_ack goes high when the write completes17:49
zyplooks like roughly two thirds of the time is spent just waiting for the write to go through17:50
acathlawhat could take so many cycles?17:50
zypbus bridges, adapters, etc, I guess17:50
acathlaAre there some wishbone signals I could watch?17:51
zypcyc/stb on all the other wishbone segments involved17:54
*** alanvgreen has quit IRC18:00
*** alanvgreen has joined #litex18:00
*** rohitksingh has quit IRC18:02
*** esden has quit IRC18:04
*** tannewt has quit IRC18:04
*** tannewt has joined #litex18:04
*** esden has joined #litex18:04
*** alanvgreen has quit IRC18:13
*** tannewt has quit IRC18:14
*** esden has quit IRC18:14
*** tannewt has joined #litex18:15
*** flammit has quit IRC18:17
*** carlomaragno has quit IRC18:17
*** Claude has quit IRC18:17
*** flammit has joined #litex18:18
*** Claude has joined #litex18:18
*** esden has joined #litex18:18
*** carlomaragno has joined #litex18:19
*** rohitksingh has joined #litex18:19
*** alanvgreen has joined #litex18:20
*** alanvgreen has quit IRC18:24
*** flammit has quit IRC18:25
*** Claude has quit IRC18:25
*** carlomaragno has quit IRC18:25
*** esden has quit IRC18:25
*** Claude has joined #litex18:26
*** rohitksingh has quit IRC18:27
*** carlomaragno has joined #litex18:31
*** flammit has joined #litex18:31
*** rohitksingh has joined #litex18:32
*** esden has joined #litex18:32
*** alanvgreen has joined #litex18:32
somloacathla: it's not unusual for a cpu write to have to wait many (sometimes hundreds) of clock cycles for the valid/ready (or RTS/CTS) strobes to line up; I just never thought about LiteX in particular -- one would expect it's less of a problem here, since the cpu and memory clocks don18:36
somlodon't differ by so many orders of magnitude; but apparently it's still a thing18:36
somlowhether it's a real problem or just "the way things are", I am not qualified to say, but it shouldn't be super shocking, is all I'm saying :)18:37
acathlasomlo, on a fomu/iCE40 @ 12MHz, I made some captures where it takes exactly 156 cycles between two writes18:38
somloalso depends on whether you're writing to a CSR, SRAM, or DRAM (the latter of which is likely involving LiteDRAM plus the actual memory, so it gets complicated)18:39
somloacathla: just curious: is there a difference between a CSR (MMIO register) for a device, and SRAM (e.g. the stack used by the bios)?18:40
acathlasomlo, I didn't check that.18:41
acathlaI'm trying to write to a CSR UART18:41
acathlaI'm shocked because I cannot fill a FIFO in parallel for an UART running at... roughtly 500KHz18:43
acathlaI mean, it sends a byte every 1.8µs18:44
acathlaHum ,that's a measurement @20MHz, not 12, but that's almost the same18:45
zypI think it's unreasonably slow FWIW18:46
zypbut there's obviously a reason it's that slow, so the question is what is blocking18:47
zypacathla, can you try adding bus_interconnect also to the litescope capture?18:52
*** carlomaragno has quit IRC18:54
*** flammit has quit IRC18:54
*** alanvgreen has quit IRC18:55
*** st-gourichon-fid has joined #litex18:55
*** jryans has quit IRC18:56
*** st-gourichon-f has quit IRC18:56
*** rohitksingh has quit IRC18:57
*** jryans has joined #litex19:00
zypacathla, actually, looking closer at your trace, it seems to be taking 21 cycles, not 4219:01
*** rohitksingh has joined #litex19:05
zypI guess the issue here is that it's using a shared interconnect which is not very efficient, so it appears there's 8 ibus fetches, each consuming two cycles, making up 16 of the cycles, and those appear to be blocking the dbus19:10
*** rohitksingh has quit IRC19:10
zyponce the ibus runs out of things to fetch, it releases cyc, allowing the interconnect to switch to serving the dbus, letting the write go through19:11
*** rohitksingh has joined #litex19:13
zypI might be totally mistaken, but if this works out to 21 cycles for one iteration of a 8 instruction write loop through an inefficient interconnect, it's fairly understandable19:13
*** alanvgreen has joined #litex19:15
*** carlomaragno has joined #litex19:19
*** flammit has joined #litex19:19
*** flammit has quit IRC19:40
*** carlomaragno has quit IRC19:40
*** captain_morgan has quit IRC19:42
*** rohitksingh has quit IRC19:42
*** flammit has joined #litex19:43
*** captain_morgan has joined #litex19:44
*** carlomaragno has joined #litex19:45
*** rohitksingh has joined #litex19:54
*** SpaceCoaster has quit IRC19:58
*** SpaceCoaster has joined #litex19:59
*** david-sawatzke[m has quit IRC21:50
*** apolkosnik[m] has quit IRC21:50
*** CarlFK[m] has quit IRC21:50
*** sajattack[m] has quit IRC21:50
*** promach3 has quit IRC21:50
*** xobs has quit IRC21:50
*** disasm[m] has quit IRC21:50
*** jevinskie[m] has quit IRC21:50
*** leons has quit IRC21:50
*** jryans has quit IRC21:51
*** oter has quit IRC21:52
*** FFY00 has quit IRC21:54
*** key2 has quit IRC21:55
acathlazyp, thank you for those explanations. How can I add bus_interconnect?21:55
zypsame way you added cpu and uart :)21:56
*** key2 has joined #litex21:57
acathlabut interconnect is added automatically, what's it's name in python/Litex?21:59
acathlaI found some builder_csr_interconnect in the verilog output22:00
zypI think the name is bus_interconnect, but I'm not sure22:04
acathlazyp, I found soc.cpu because it's in the examples, but since I didn't add it manually, I don't know how to find it's name22:05
zypjust try soc.bus_interconnect22:06
acathlait does not work22:07
acathlabut in verilog, most added things, CPU, UART, RAM are named main_something, and there is some builder_csr_interconnect_adr.22:09
acathlaTime to sleep22:16
*** FFY00 has joined #litex22:49
*** david-sawatzke[m has joined #litex23:16
*** promach3 has joined #litex23:17
*** xobs has joined #litex23:18
*** sajattack[m] has joined #litex23:18
*** CarlFK[m] has joined #litex23:19
*** david-sawatzke[m has quit IRC23:23
*** promach3 has quit IRC23:23
*** xobs has quit IRC23:23
*** CarlFK[m] has quit IRC23:23
*** sajattack[m] has quit IRC23:23
*** promach3 has joined #litex23:36
*** sajattack[m] has joined #litex23:59
*** david-sawatzke[m has joined #litex23:59
*** CarlFK[m] has joined #litex23:59
*** jevinskie[m] has joined #litex23:59
*** disasm[m] has joined #litex23:59
*** jryans has joined #litex23:59
*** leons has joined #litex23:59
*** xobs has joined #litex23:59
*** apolkosnik[m] has joined #litex23:59

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!