*** tpb has joined #litex | 00:00 | |
*** hansfbaier has joined #litex | 00:04 | |
*** lf_ has quit IRC | 00:44 | |
*** lf has joined #litex | 00:44 | |
*** futarisIRCcloud has quit IRC | 02:45 | |
*** Degi_ has joined #litex | 03:46 | |
*** Degi has quit IRC | 03:47 | |
*** Degi_ is now known as Degi | 03:47 | |
*** futarisIRCcloud has joined #litex | 03:52 | |
*** midnight has quit IRC | 04:08 | |
*** apolkosnik[m] has quit IRC | 04:08 | |
*** pepijndevos has quit IRC | 04:08 | |
*** xobs has quit IRC | 04:08 | |
*** kgugala has quit IRC | 04:12 | |
*** xobs has joined #litex | 04:14 | |
*** Bertl_oO is now known as Bertl_zZ | 04:18 | |
*** jevinskie[m] has quit IRC | 04:20 | |
*** sajattack[m] has quit IRC | 04:20 | |
*** leons has quit IRC | 04:20 | |
*** disasm[m] has quit IRC | 04:20 | |
*** xobs has quit IRC | 04:20 | |
*** david-sawatzke[m has quit IRC | 04:20 | |
*** promach3 has quit IRC | 04:20 | |
*** CarlFK[m] has quit IRC | 04:20 | |
*** jryans has quit IRC | 04:21 | |
*** midnight has joined #litex | 04:33 | |
*** pepijndevos has joined #litex | 04:33 | |
*** midnight has quit IRC | 04:35 | |
*** pepijndevos has quit IRC | 04:36 | |
*** midnight has joined #litex | 04:38 | |
*** pepijndevos has joined #litex | 04:38 | |
*** promach3 has joined #litex | 04:43 | |
*** david-sawatzke[m has joined #litex | 04:51 | |
*** midnight has quit IRC | 04:54 | |
*** pepijndevos has quit IRC | 04:54 | |
*** midnight has joined #litex | 04:57 | |
*** pepijndevos has joined #litex | 04:57 | |
*** promach3 has quit IRC | 05:00 | |
*** david-sawatzke[m has quit IRC | 05:01 | |
*** hansfbaier has quit IRC | 05:16 | |
*** sajattack[m] has joined #litex | 05:36 | |
*** jevinskie[m] has joined #litex | 05:37 | |
*** leons has joined #litex | 05:39 | |
*** apolkosnik[m] has joined #litex | 05:39 | |
*** disasm[m] has joined #litex | 05:43 | |
*** CarlFK[m] has joined #litex | 05:45 | |
*** xobs has joined #litex | 05:58 | |
*** jryans has joined #litex | 06:02 | |
*** david-sawatzke[m has joined #litex | 06:13 | |
*** promach3 has joined #litex | 06:15 | |
*** kgugala has joined #litex | 06:23 | |
*** futarisIRCcloud has quit IRC | 06:51 | |
*** hansfbaier has joined #litex | 07:53 | |
*** lkcl has quit IRC | 08:24 | |
*** lkcl has joined #litex | 08:37 | |
*** Zguig has joined #litex | 09:31 | |
*** hansfbaier has quit IRC | 09:52 | |
*** hansfbaier has joined #litex | 09:54 | |
*** lkcl has quit IRC | 10:19 | |
*** lkcl has joined #litex | 10:32 | |
*** Zguig has quit IRC | 11:15 | |
*** hansfbaier has quit IRC | 11:24 | |
*** Zguig has joined #litex | 11:27 | |
*** Bertl_zZ is now known as Bertl | 12:04 | |
*** Zguig has quit IRC | 12:16 | |
*** dkozel has joined #litex | 12:40 | |
*** FFY00 has quit IRC | 12:52 | |
*** Bertl is now known as Bertl_oO | 12:56 | |
*** futarisIRCcloud has joined #litex | 13:28 | |
*** Melkhior has joined #litex | 13:28 | |
*** FFY00 has joined #litex | 13:41 | |
*** lkcl has quit IRC | 14:06 | |
*** lkcl has joined #litex | 14:19 | |
*** Zguig has joined #litex | 14:27 | |
somlo | shorne: got a notification from the kernel test robot (with you in the cc) re. the "move generic accessors to litex.h" -- any idea, is that a real problem or a glitch in the testing infrastructure ? :) | 14:59 |
---|---|---|
geertu | somlo: Is it bad? Was it CCed to a public list? | 15:13 |
*** Zguig has quit IRC | 15:26 | |
*** Melkhior has quit IRC | 15:26 | |
*** flammit has quit IRC | 16:37 | |
*** sorear has quit IRC | 16:37 | |
*** pdp7 has quit IRC | 16:37 | |
*** tcal has quit IRC | 16:37 | |
*** _florent_ has quit IRC | 16:37 | |
*** y2kbugger has quit IRC | 16:37 | |
*** Claude has quit IRC | 16:37 | |
*** tucanae47 has quit IRC | 16:37 | |
*** alanvgreen has quit IRC | 16:37 | |
*** daveshah has quit IRC | 16:37 | |
*** davidlattimore has quit IRC | 16:38 | |
*** levi has quit IRC | 16:38 | |
*** key2 has quit IRC | 16:38 | |
*** esden has quit IRC | 16:38 | |
*** guan has quit IRC | 16:38 | |
*** ric96 has quit IRC | 16:38 | |
*** carlomaragno has quit IRC | 16:38 | |
*** bubble_buster has quit IRC | 16:38 | |
*** futarisIRCcloud has quit IRC | 16:38 | |
*** tannewt has quit IRC | 16:38 | |
*** mithro has quit IRC | 16:38 | |
*** flammit has joined #litex | 16:39 | |
*** Claude has joined #litex | 16:39 | |
*** futarisIRCcloud has joined #litex | 16:40 | |
*** rohitksingh has quit IRC | 16:40 | |
*** y2kbugger has joined #litex | 16:40 | |
*** alanvgreen has joined #litex | 16:40 | |
*** daveshah has joined #litex | 16:40 | |
*** davidlattimore has joined #litex | 16:40 | |
*** tcal has joined #litex | 16:42 | |
*** key2 has joined #litex | 16:42 | |
somlo | geertu: forwarded it to you (yes mailing list in the cc, but I'd have to do "research" to find a public link :) | 16:43 |
*** tucanae47 has joined #litex | 16:43 | |
*** esden has joined #litex | 16:44 | |
*** levi has joined #litex | 16:45 | |
*** _florent_ has joined #litex | 16:45 | |
*** daveshah has quit IRC | 16:45 | |
*** sorear has joined #litex | 16:45 | |
geertu | somlo: thx | 16:45 |
geertu | Looks fishy | 16:45 |
*** ric96 has joined #litex | 16:46 | |
geertu | btw, http://lore.kernel.org/r/<msgid> | 16:46 |
somlo | yeah, can't see how it's related to the patch it's actually complaining about :) | 16:46 |
somlo | geertu: thanks for the msgid link-fu, I'll have to remember that! :) | 16:49 |
*** bubble_buster has joined #litex | 16:50 | |
geertu | somlo: That .config seems to be completely broken. I get lots of | 16:50 |
geertu | sh4-linux-gnu-objcopy: Unable to change endianness of input file(s) | 16:50 |
geertu | sh4-linux-gnu-ld: cannot find certs/.tmp_gl_system_keyring.o: No such file or directory | 16:50 |
geertu | => ignore | 16:51 |
somlo | yeah, tried to reproduce it yesterday, got a total incomprehensible mess, which leads me to suspect the kernel test robot is having a "moment" :) | 16:51 |
somlo | but needed a sanity check to be sure... | 16:51 |
somlo | thanks! | 16:51 |
*** rohitksingh has joined #litex | 16:53 | |
geertu | somlo: The robot is right in that drivers/soc/litex/litex_soc_ctrl.o regressed due to your commit. But since everything else is broken, too, that doesn't matter. | 16:54 |
*** guan has joined #litex | 16:56 | |
*** pdp7 has joined #litex | 16:56 | |
*** tannewt has joined #litex | 16:56 | |
*** bubble_buster has quit IRC | 16:56 | |
*** bubble_buster has joined #litex | 16:56 | |
somlo | geertu: ok, for now I'll go with "return -EWORKSFORME", and assume that either nothing is wrong, or someone will send a bug report that at least one of us can comprehend :) | 16:57 |
*** daveshah has joined #litex | 16:58 | |
*** FFY00 has quit IRC | 16:59 | |
*** carlomaragno has joined #litex | 16:59 | |
*** mithro has joined #litex | 17:00 | |
*** kgugala has quit IRC | 17:11 | |
*** kgugala has joined #litex | 17:11 | |
*** bubble_buster has quit IRC | 17:17 | |
*** carlomaragno has quit IRC | 17:18 | |
*** mithro has quit IRC | 17:18 | |
*** bubble_buster has joined #litex | 17:19 | |
*** carlomaragno has joined #litex | 17:19 | |
*** daveshah has quit IRC | 17:19 | |
*** mithro has joined #litex | 17:21 | |
*** _florent_ has quit IRC | 17:21 | |
*** FFY00 has joined #litex | 17:27 | |
acathla | I made a capture with LiteScope on a versa-ecp5 : http://acathla.tk/LiteX/Capture%20d%E2%80%99%C3%A9cran_2021-01-27_18-25-12.png | 17:28 |
*** _florent_ has joined #litex | 17:29 | |
acathla | I don't what's the CPU is doing between two writes to an UART (CSR). It takes 42 cycles here, 156 on a Fomu | 17:30 |
acathla | _florent_, I made a capture with litescope : http://acathla.tk/LiteX/Capture%20d%E2%80%99%C3%A9cran_2021-01-27_18-25-12.png and the VCD : http://acathla.tk/LiteX/dump_versa_writes_in_42_cycles.vcd | 17:31 |
acathla | I don't know how to debug more, and what to do now. | 17:31 |
mithro | _florent_: Still got some work to do to catch up with Chisel! https://usercontent.irccloud-cdn.com/file/iR1F1Mqy/image.png | 17:32 |
*** daveshah has joined #litex | 17:33 | |
zyp | acathla, it's waiting | 17:48 |
acathla | zyp, waiting for a signal? | 17:49 |
zyp | acathla, dbus_cyc goes high when the cpu is trying to write, dbus_ack goes high when the write completes | 17:49 |
zyp | looks like roughly two thirds of the time is spent just waiting for the write to go through | 17:50 |
acathla | what could take so many cycles? | 17:50 |
zyp | bus bridges, adapters, etc, I guess | 17:50 |
acathla | Are there some wishbone signals I could watch? | 17:51 |
zyp | cyc/stb on all the other wishbone segments involved | 17:54 |
*** alanvgreen has quit IRC | 18:00 | |
*** alanvgreen has joined #litex | 18:00 | |
*** rohitksingh has quit IRC | 18:02 | |
*** esden has quit IRC | 18:04 | |
*** tannewt has quit IRC | 18:04 | |
*** tannewt has joined #litex | 18:04 | |
*** esden has joined #litex | 18:04 | |
*** alanvgreen has quit IRC | 18:13 | |
*** tannewt has quit IRC | 18:14 | |
*** esden has quit IRC | 18:14 | |
*** tannewt has joined #litex | 18:15 | |
*** flammit has quit IRC | 18:17 | |
*** carlomaragno has quit IRC | 18:17 | |
*** Claude has quit IRC | 18:17 | |
*** flammit has joined #litex | 18:18 | |
*** Claude has joined #litex | 18:18 | |
*** esden has joined #litex | 18:18 | |
*** carlomaragno has joined #litex | 18:19 | |
*** rohitksingh has joined #litex | 18:19 | |
*** alanvgreen has joined #litex | 18:20 | |
*** alanvgreen has quit IRC | 18:24 | |
*** flammit has quit IRC | 18:25 | |
*** Claude has quit IRC | 18:25 | |
*** carlomaragno has quit IRC | 18:25 | |
*** esden has quit IRC | 18:25 | |
*** Claude has joined #litex | 18:26 | |
*** rohitksingh has quit IRC | 18:27 | |
*** carlomaragno has joined #litex | 18:31 | |
*** flammit has joined #litex | 18:31 | |
*** rohitksingh has joined #litex | 18:32 | |
*** esden has joined #litex | 18:32 | |
*** alanvgreen has joined #litex | 18:32 | |
somlo | acathla: it's not unusual for a cpu write to have to wait many (sometimes hundreds) of clock cycles for the valid/ready (or RTS/CTS) strobes to line up; I just never thought about LiteX in particular -- one would expect it's less of a problem here, since the cpu and memory clocks don | 18:36 |
somlo | don't differ by so many orders of magnitude; but apparently it's still a thing | 18:36 |
somlo | whether it's a real problem or just "the way things are", I am not qualified to say, but it shouldn't be super shocking, is all I'm saying :) | 18:37 |
acathla | somlo, on a fomu/iCE40 @ 12MHz, I made some captures where it takes exactly 156 cycles between two writes | 18:38 |
somlo | also depends on whether you're writing to a CSR, SRAM, or DRAM (the latter of which is likely involving LiteDRAM plus the actual memory, so it gets complicated) | 18:39 |
somlo | acathla: just curious: is there a difference between a CSR (MMIO register) for a device, and SRAM (e.g. the stack used by the bios)? | 18:40 |
acathla | somlo, I didn't check that. | 18:41 |
acathla | I'm trying to write to a CSR UART | 18:41 |
acathla | I'm shocked because I cannot fill a FIFO in parallel for an UART running at... roughtly 500KHz | 18:43 |
acathla | I mean, it sends a byte every 1.8µs | 18:44 |
acathla | Hum ,that's a measurement @20MHz, not 12, but that's almost the same | 18:45 |
zyp | I think it's unreasonably slow FWIW | 18:46 |
zyp | but there's obviously a reason it's that slow, so the question is what is blocking | 18:47 |
zyp | acathla, can you try adding bus_interconnect also to the litescope capture? | 18:52 |
*** carlomaragno has quit IRC | 18:54 | |
*** flammit has quit IRC | 18:54 | |
*** alanvgreen has quit IRC | 18:55 | |
*** st-gourichon-fid has joined #litex | 18:55 | |
*** jryans has quit IRC | 18:56 | |
*** st-gourichon-f has quit IRC | 18:56 | |
*** rohitksingh has quit IRC | 18:57 | |
*** jryans has joined #litex | 19:00 | |
zyp | acathla, actually, looking closer at your trace, it seems to be taking 21 cycles, not 42 | 19:01 |
*** rohitksingh has joined #litex | 19:05 | |
zyp | I guess the issue here is that it's using a shared interconnect which is not very efficient, so it appears there's 8 ibus fetches, each consuming two cycles, making up 16 of the cycles, and those appear to be blocking the dbus | 19:10 |
*** rohitksingh has quit IRC | 19:10 | |
zyp | once the ibus runs out of things to fetch, it releases cyc, allowing the interconnect to switch to serving the dbus, letting the write go through | 19:11 |
*** rohitksingh has joined #litex | 19:13 | |
zyp | I might be totally mistaken, but if this works out to 21 cycles for one iteration of a 8 instruction write loop through an inefficient interconnect, it's fairly understandable | 19:13 |
*** alanvgreen has joined #litex | 19:15 | |
*** carlomaragno has joined #litex | 19:19 | |
*** flammit has joined #litex | 19:19 | |
*** flammit has quit IRC | 19:40 | |
*** carlomaragno has quit IRC | 19:40 | |
*** captain_morgan has quit IRC | 19:42 | |
*** rohitksingh has quit IRC | 19:42 | |
*** flammit has joined #litex | 19:43 | |
*** captain_morgan has joined #litex | 19:44 | |
*** carlomaragno has joined #litex | 19:45 | |
*** rohitksingh has joined #litex | 19:54 | |
*** SpaceCoaster has quit IRC | 19:58 | |
*** SpaceCoaster has joined #litex | 19:59 | |
*** david-sawatzke[m has quit IRC | 21:50 | |
*** apolkosnik[m] has quit IRC | 21:50 | |
*** CarlFK[m] has quit IRC | 21:50 | |
*** sajattack[m] has quit IRC | 21:50 | |
*** promach3 has quit IRC | 21:50 | |
*** xobs has quit IRC | 21:50 | |
*** disasm[m] has quit IRC | 21:50 | |
*** jevinskie[m] has quit IRC | 21:50 | |
*** leons has quit IRC | 21:50 | |
*** jryans has quit IRC | 21:51 | |
*** oter has quit IRC | 21:52 | |
*** FFY00 has quit IRC | 21:54 | |
*** key2 has quit IRC | 21:55 | |
acathla | zyp, thank you for those explanations. How can I add bus_interconnect? | 21:55 |
zyp | same way you added cpu and uart :) | 21:56 |
*** key2 has joined #litex | 21:57 | |
acathla | but interconnect is added automatically, what's it's name in python/Litex? | 21:59 |
acathla | I found some builder_csr_interconnect in the verilog output | 22:00 |
zyp | I think the name is bus_interconnect, but I'm not sure | 22:04 |
acathla | zyp, I found soc.cpu because it's in the examples, but since I didn't add it manually, I don't know how to find it's name | 22:05 |
zyp | just try soc.bus_interconnect | 22:06 |
acathla | it does not work | 22:07 |
acathla | but in verilog, most added things, CPU, UART, RAM are named main_something, and there is some builder_csr_interconnect_adr. | 22:09 |
acathla | Time to sleep | 22:16 |
*** FFY00 has joined #litex | 22:49 | |
*** david-sawatzke[m has joined #litex | 23:16 | |
*** promach3 has joined #litex | 23:17 | |
*** xobs has joined #litex | 23:18 | |
*** sajattack[m] has joined #litex | 23:18 | |
*** CarlFK[m] has joined #litex | 23:19 | |
*** david-sawatzke[m has quit IRC | 23:23 | |
*** promach3 has quit IRC | 23:23 | |
*** xobs has quit IRC | 23:23 | |
*** CarlFK[m] has quit IRC | 23:23 | |
*** sajattack[m] has quit IRC | 23:23 | |
*** promach3 has joined #litex | 23:36 | |
*** sajattack[m] has joined #litex | 23:59 | |
*** david-sawatzke[m has joined #litex | 23:59 | |
*** CarlFK[m] has joined #litex | 23:59 | |
*** jevinskie[m] has joined #litex | 23:59 | |
*** disasm[m] has joined #litex | 23:59 | |
*** jryans has joined #litex | 23:59 | |
*** leons has joined #litex | 23:59 | |
*** xobs has joined #litex | 23:59 | |
*** apolkosnik[m] has joined #litex | 23:59 |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!