| *** tpb has joined #litex | 00:00 | |
| *** feldim2425 has quit IRC | 00:33 | |
| *** lf has quit IRC | 00:40 | |
| *** lf has joined #litex | 00:40 | |
| *** feldim2425 has joined #litex | 00:45 | |
| *** Bertl is now known as Bertl_zZ | 01:02 | |
| *** Degi_ has joined #litex | 01:38 | |
| *** Degi has quit IRC | 01:41 | |
| *** Degi_ is now known as Degi | 01:41 | |
| *** Dolu_ has quit IRC | 01:53 | |
| *** davidlattimore has joined #litex | 05:18 | |
| *** davidlattimore has quit IRC | 05:28 | |
| *** davidlattimore has joined #litex | 05:29 | |
| *** kgugala_ has joined #litex | 06:06 | |
| *** kgugala has quit IRC | 06:09 | |
| *** davidlattimore has quit IRC | 06:11 | |
| *** kgugala has joined #litex | 06:34 | |
| *** kgugala_ has quit IRC | 06:34 | |
| *** awordnot has quit IRC | 06:36 | |
| *** awordnot has joined #litex | 06:41 | |
| *** m4ssi has joined #litex | 07:37 | |
| *** CarlFK has quit IRC | 09:13 | |
| *** CarlFK has joined #litex | 09:39 | |
| *** peepsalot has quit IRC | 10:04 | |
| *** peepsalot has joined #litex | 10:06 | |
| *** Bertl_zZ is now known as Bertl | 11:52 | |
| *** Dolu_ has joined #litex | 11:54 | |
| *** kgugala has quit IRC | 12:25 | |
| *** kgugala has joined #litex | 12:26 | |
| *** m4ssi has quit IRC | 17:20 | |
| joseng | Hi all, can someone give me a hint how to get the litex_server/litex_sim and litescope_cli working? First I tried to put in the UARTWishboneBridge in my SoC and start the litex_server over uart and then just run the litescope_cli in another terminal window, but I get a timeout when uploading/starting (I see the connection from litescope_cli in the | 17:59 |
|---|---|---|
| joseng | litex_server output) | 17:59 |
| joseng | Then I wanted to run the litex_sim as in the litescope wiki page, but when I run this with "litex_sim --with-etherbone --with-analyzer" and then "litex_server --udp --udp-ip=192.168.10.113" (ip of my ubuntu VM), I get a timeout from litex_server | 18:00 |
| _florent_ | Hi joseng | 18:02 |
| _florent_ | so you are looking at: https://github.com/enjoy-digital/litex/wiki/Use-Host-Bridge-to-control-debug-a-SoC | 18:03 |
| _florent_ | and https://github.com/enjoy-digital/litex/wiki/Use-LiteScope-To-Debug-A-SoC? | 18:03 |
| joseng | Hi florent, yes exactly these two articles | 18:04 |
| joseng | Am I missing something how to get started with the tools? Or missed something in my setup of litex? | 18:05 |
| _florent_ | maybe you can do a test in simulation first | 18:08 |
| _florent_ | if you do litex_sim --with-etherbone | 18:08 |
| _florent_ | when the SoC is running, are you able to ping 192.168.1.51? | 18:09 |
| _florent_ | if so, you can then do: litex_server --udp --udp-ip=192.168.1.51 (you need to provide the IP of the simulation, not your VM) | 18:14 |
| _florent_ | and do litex_cli --ident | 18:14 |
| _florent_ | it should return the identifier of the simulation | 18:14 |
| *** Bertl is now known as Bertl_oO | 18:34 | |
| joseng | After dinner if came now to testing | 19:28 |
| joseng | Ping works, connecting with the litex_server also. When I connect, I see the output "Error trying to write data to TAP device" in the litex_sim window | 19:28 |
| somlo | daveshah: with the new(er) yosys (2116c58) I can once again fit a linux (mmu) capable rocket chip and LiteEth on my versa5g board | 19:29 |
| somlo | 100% utilization without "-nowidelut", 97% with the option turned on | 19:29 |
| somlo | only tested the latter, fails to actually tftp anythong over ethernet, but passes DRAM testing :) | 19:29 |
| joseng | But when I run litex_client --ident, I get the error "File "litex_client.py", line 96, in dump_identifier | 19:30 |
| joseng | c = chr(wb.read(wb.bases.identifier_mem + 4*i) & 0xff) | 19:30 |
| joseng | AttributeError: 'RemoteClient' object has no attribute 'bases'" | 19:30 |
| somlo | I'll try again without nowidelut, see if that improves LiteETH behavior | 19:30 |
| somlo | but whoo, it's back to where it fits, which is great! | 19:30 |
| joseng | _florent_ After starting the litex_server again several times, now litex_cli --ident works and also litescope_cli runs successful | 19:48 |
| joseng | with the simulator | 19:48 |
| joseng | Seems running the setup script again fixed something?! Now I can also connect with the litex_server and uart to my SoC in the FPGA. With litex_cli --ident I get a result :) | 19:52 |
| joseng | Only litescope_cli does not come back from "[running]" | 19:53 |
| joseng | Ok, newby error. I ran litescope_cli in the wrong folder, where it found the analyzer.csv from the simulator and not in the build folder where the correct file from the SoC is.... | 19:58 |
| joseng | Sorry for spamming around... | 19:58 |
| *** d_olex has quit IRC | 20:04 | |
| *** indy has quit IRC | 22:29 | |
| *** indy has joined #litex | 22:46 | |
| *** pepijndevos_ has quit IRC | 23:40 | |
| *** pepijndevos has joined #litex | 23:41 | |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!