Sunday, 2020-10-04

*** tpb has joined #litex00:00
*** _whitelogger has quit IRC00:42
*** _whitelogger has joined #litex00:44
*** Degi has quit IRC02:38
*** Degi has joined #litex02:39
*** _whitelogger has quit IRC05:48
*** _whitelogger has joined #litex05:50
*** _whitelogger has quit IRC06:18
*** _whitelogger has joined #litex06:20
*** kgugala_ has joined #litex06:46
*** kgugala has quit IRC06:49
*** _whitelogger has quit IRC07:00
*** _whitelogger has joined #litex07:02
*** FFY00 has quit IRC07:04
*** FFY00 has joined #litex07:04
*** kgugala_ has quit IRC07:07
*** kgugala has joined #litex07:07
*** _whitelogger has quit IRC07:18
*** kgugala_ has joined #litex07:19
*** kgugala has quit IRC07:19
*** _whitelogger has joined #litex07:20
*** kgugala has joined #litex07:31
*** kgugala_ has quit IRC07:33
*** shorne has quit IRC08:13
*** shorne has joined #litex08:45
*** kgugala has quit IRC09:07
*** kgugala has joined #litex09:07
*** FFY00 has quit IRC09:21
*** FFY00 has joined #litex09:22
*** ranzbak has quit IRC09:28
*** FFY00 has quit IRC09:29
*** ranzbak has joined #litex09:30
*** kgugala_ has joined #litex09:34
*** kgugala has quit IRC09:36
*** st-gourichon-f has joined #litex10:05
*** st-gourichon-fid has quit IRC10:08
*** _whitelogger has quit IRC10:27
*** _whitelogger has joined #litex10:29
*** indy has quit IRC10:35
*** kgugala has joined #litex11:09
*** kgugala_ has quit IRC11:11
*** kgugala_ has joined #litex11:11
*** kgugala has quit IRC11:13
*** FFY00 has joined #litex11:39
*** shorne has quit IRC12:10
*** MyGreenBalloon has joined #litex12:19
*** MyGreenBalloon has quit IRC13:02
*** shivam has joined #litex13:47
*** MyGreenBalloon has joined #litex16:45
*** kgugala_ has quit IRC17:12
*** kgugala has joined #litex17:12
*** andrewb1999 has joined #litex17:37
andrewb1999Hi everyone!  I'm just starting to get into Litex and I was wondering if there is a way to expose an axi lite interface as IO for the top level design.  I am trying to interface a softcore with other axi IP that is not in migen.17:39
*** tcal has quit IRC17:41
zypyeah, I believe there's adapters both to and from axi lite in here: https://github.com/enjoy-digital/litex/blob/master/litex/soc/interconnect/axi.py18:05
tpbTitle: litex/axi.py at master · enjoy-digital/litex · GitHub (at github.com)18:05
*** MyGreenBalloon has quit IRC18:16
*** st-gourichon-f has quit IRC18:55
*** st-gourichon-fid has joined #litex18:55
*** andrewb1999 has quit IRC19:12
*** andrewb1999 has joined #litex19:17
*** shivam has quit IRC20:47
*** shorne has joined #litex21:20
*** st-gourichon-fid has quit IRC21:27
*** st-gourichon-fid has joined #litex21:27
*** alanvgreen has joined #litex22:33
lkcli just heard on #nmigen that it may be possible to get litex to use nmigen's "migen compat" capability.  i.e. route all use of migen in litex through nmigen.compat.  is this correct?22:35
lkclone of the weaknesses of litex is its use of migen, which does no typechecking, relying on verilog to find errors.22:36
lkclit would be veeery good to be able to use nmigen.compat and to have nmigen do some type and other error checking.22:36
*** lf has quit IRC23:11
*** lf has joined #litex23:12

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!