*** tpb has joined #litex | 00:00 | |
*** jaseg has quit IRC | 02:56 | |
*** jaseg has joined #litex | 02:59 | |
*** peepsalot has joined #litex | 03:07 | |
*** Degi has quit IRC | 03:45 | |
*** Degi has joined #litex | 03:52 | |
_florent_ | biot: Hi, it seems fine yes, i will have a look in the next days | 07:55 |
---|---|---|
_florent_ | biot: would you mind opening an issue in litex-boards? | 07:56 |
*** mntmn has quit IRC | 08:00 | |
*** CarlFK has quit IRC | 08:00 | |
*** TMM has quit IRC | 08:00 | |
*** mntmn has joined #litex | 08:05 | |
*** CarlFK has joined #litex | 08:05 | |
*** TMM has joined #litex | 08:05 | |
biot | _florent_: will do, but can you tell me what the slow flashing means? I get it with --flash, but not with --load | 08:17 |
biot | show *blinking | 08:18 |
*** feldim2425 has quit IRC | 09:07 | |
*** feldim2425 has joined #litex | 09:07 | |
*** lkcl_ has quit IRC | 10:40 | |
*** lkcl has joined #litex | 11:00 | |
*** indy has quit IRC | 12:42 | |
*** indy_ has joined #litex | 12:46 | |
*** lkcl_ has joined #litex | 14:04 | |
*** lkcl has quit IRC | 14:07 | |
lambda | _florent_: SoCCore.mem_map doesn't seem to have any effect (the "csr" entry at least) - did something get lost during a refactor? | 15:53 |
lambda | ah no, apparently it was intentional, that's weird: https://github.com/enjoy-digital/litex/commit/9d1443c1a | 16:30 |
tpb | Title: cpu/soc_core: automatically set csr mapping to 0x00000000 when using … · enjoy-digital/litex@9d1443c · GitHub (at github.com) | 16:30 |
*** scanakci has joined #litex | 16:59 | |
scanakci | Does LiteX support any Arty board other than A7? | 17:01 |
_florent_ | scanakci: the A7-100T and S7 are also supported | 17:26 |
scanakci | thanks! | 17:27 |
*** scientes has quit IRC | 18:35 | |
*** scientes has joined #litex | 18:37 | |
*** somlo has quit IRC | 20:04 | |
*** scanakci has quit IRC | 20:09 | |
*** somlo has joined #litex | 20:17 | |
*** _whitelogger has quit IRC | 21:57 | |
*** _whitelogger has joined #litex | 21:59 | |
SpaceCoaster | What is the LiteX magic to omit the bios from a SOC and prevent it compiling? I want to replace it with my own firmware. | 23:05 |
feldim2425 | I've never tried this but you should be able to create the builder and then search in software_packages. This should contain tuples with (name, path) you just have to find the tuple containing the name "bios" and replace the path or delete it and add your own using add_software_package | 23:32 |
feldim2425 | It might also be an option to create your own Builder class that inherits from the LiteX builder and overrides the _initialize_rom_software method | 23:36 |
*** lf has quit IRC | 23:48 | |
*** lf_ has joined #litex | 23:48 | |
SpaceCoaster | Thanks those look useful. | 23:49 |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!