Sunday, 2020-08-23

*** tpb has joined #litex00:00
futarisIRCcloudhttps://twitter.com/ConnorKrukosky is his Twitter00:02
*** Degi has quit IRC00:05
*** Degi has joined #litex00:06
*** peeps[zen] is now known as peepsalot00:34
*** jaseg has quit IRC02:24
*** jaseg has joined #litex02:26
*** Degi has quit IRC04:01
*** Degi has joined #litex04:01
*** mescobar has joined #litex04:35
*** proteusguy has quit IRC05:04
*** proteusguy has joined #litex05:17
*** _whitelogger has quit IRC05:39
*** _whitelogger has joined #litex05:41
*** mescobar has quit IRC05:51
*** kgugala_ has joined #litex07:16
*** kgugala has quit IRC07:18
*** conmega has joined #litex08:01
*** sorear has quit IRC08:17
*** _florent_ has quit IRC08:17
*** sorear has joined #litex08:19
*** _florent_ has joined #litex08:19
*** y2kbugger has quit IRC08:25
*** tannewt has quit IRC08:25
*** y2kbugger has joined #litex08:27
*** tannewt has joined #litex08:27
*** esden has quit IRC08:27
*** esden has joined #litex08:29
*** kgugala has joined #litex10:50
*** kgugala_ has quit IRC10:50
*** kgugala_ has joined #litex11:05
*** kgugala has quit IRC11:08
*** kgugala has joined #litex11:28
*** kgugala_ has quit IRC11:30
*** peeps[zen] has joined #litex11:45
*** peepsalot has quit IRC11:45
*** feldim2425 has joined #litex12:21
*** anuejn has quit IRC12:23
*** vup has quit IRC12:23
*** anuejn has joined #litex12:32
*** vup has joined #litex12:32
feldim2425When creating a new SoC is it better to extend LiteXSoC or SoCCore? soc_core.py has a disclaimer that it is for retro-combatibility however LiteXSoC seems to be incompatible with the Builder.12:34
*** anuejn has quit IRC13:21
*** anuejn has joined #litex13:21
*** vup2 has joined #litex13:21
*** vup has quit IRC13:21
lkcl_feldim2425: florent helped us create a sim.py and versa_ecp5.py for libre-soc, and the versa_ecp5.py is based on litex/boards/targets/versa_ecp5.py13:39
lkcl_that module creates something called BaseSoC which is derived from SoCCore13:40
*** _whitelogger has quit IRC13:51
*** _whitelogger has joined #litex13:53
*** anuejn has quit IRC14:18
*** vup2 has quit IRC14:18
*** anuejn has joined #litex14:18
*** vup has joined #litex14:19
*** CarlFK has quit IRC14:52
*** kgugala_ has joined #litex14:55
*** kgugala has quit IRC14:59
*** CarlFK has joined #litex15:05
feldim2425The comment in the soc_core.py confused me a bit. The wording suggests that SoCCore is there just for retro compatibility and shouldn't be used however the BaseSoC's still use it and the Builder seems to throw errors about missing attributes if I don't extend from SoCCore or a BaseSoC. So I think I'll stay with SoCCore.15:17
*** TMM has quit IRC15:19
*** TMM has joined #litex15:19
*** kgugala has joined #litex17:20
*** kgugala_ has quit IRC17:23
*** CarlFK has quit IRC17:47
*** CarlFK has joined #litex18:05
*** kgugala_ has joined #litex19:30
*** kgugala has quit IRC19:34
*** esden has quit IRC21:41
*** tannewt has quit IRC21:42
*** tannewt has joined #litex21:45
[Matt]Evening all- has anyone used ac701 in recent memory?  I'm trying to get litex-boards' targets/ac701.py running and it reliably fails memtest (on both of the AC701s I have).  I noticed other boards w/ the same DDR3 SODIMM config A7DDRPHY with cmd_latency=1; adding this reduces the number of failures but still ~50% N/M errors.  Anyone have any ideas?21:49
*** esden has joined #litex21:49
*** proteusguy has quit IRC23:21
*** proteusguy has joined #litex23:34
*** lf has quit IRC23:57
*** lf_ has joined #litex23:57

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!