Thursday, 2020-08-06

*** tpb has joined #litex00:00
*** Degi has quit IRC00:38
*** Degi has joined #litex00:40
*** scanakci has joined #litex01:29
*** jaseg has quit IRC02:17
*** jaseg has joined #litex02:19
*** ranzbak has quit IRC03:06
*** kgugala_ has joined #litex04:58
*** kgugala has quit IRC04:59
*** kgugala_ has quit IRC05:18
*** kgugala has joined #litex05:18
*** m4ssi has joined #litex05:50
*** futarisIRCcloud has quit IRC06:07
*** m4ssi has quit IRC06:13
*** ranzbak has joined #litex06:22
*** proteusguy has quit IRC07:02
*** kgugala_ has joined #litex07:04
*** kgugala__ has joined #litex07:06
*** kgugala has quit IRC07:07
*** kgugala_ has quit IRC07:09
*** proteusguy has joined #litex07:15
*** m4ssi has joined #litex07:23
*** peepsalot has quit IRC09:24
*** peepsalot has joined #litex09:24
*** Anand has joined #litex09:44
*** Anand is now known as Guest103109:44
Guest1031Hi, I am working on adding a new CPU similar to Vexriscv in the core. The cpu description in verilog has been completed but I am stuck at the integration part. I am new to python and I need help for this part. Thanks in advance :)09:50
*** avg has joined #litex10:08
_florent_Hi Guest1031, i want to add a wiki page for this but haven't been found time to write it yet10:09
_florent_SERV or PicoRV32 are probably easier if you want a simple example of CPU integration:10:12
_florent_https://github.com/enjoy-digital/litex/tree/master/litex/soc/cores/cpu/serv10:12
tpbTitle: litex/litex/soc/cores/cpu/serv at master · enjoy-digital/litex · GitHub (at github.com)10:12
_florent_https://github.com/enjoy-digital/litex/tree/master/litex/soc/cores/cpu/picorv3210:12
tpbTitle: litex/litex/soc/cores/cpu/picorv32 at master · enjoy-digital/litex · GitHub (at github.com)10:12
_florent_Guest1031: can you describe a little bit more the issue you have?10:13
Guest1031I do not know how to proceed with the integration part. As of now I am done till the verilog description. I tried to proceed the same way how vexriscv is implemented but no progress was made.10:18
*** proteusguy has quit IRC10:38
*** avg has quit IRC10:42
*** Guest1031 has quit IRC10:49
*** proteusguy has joined #litex10:51
*** Anand has joined #litex11:49
*** Anand is now known as Guest2482311:50
*** Guest24823 has quit IRC11:51
*** peepsalot has quit IRC12:45
*** peepsalot has joined #litex12:48
*** futarisIRCcloud has joined #litex13:13
futarisIRCcloudCoherent DMA looks interesting. Anything that we can use this with?13:14
*** Anand has joined #litex13:21
*** Anand is now known as Guest3532713:21
Guest35327For adding the new CPU similar to lm32 or serv, where do I add the verilog file describing the cpu?13:26
*** Guest35327 has quit IRC13:55
somloGuest35437: check out https://github.com/litex-hub/pythondata-cpu-lm32 and https://github.com/litex-hub/pythondata-cpu-serv (I'm not familiar with the python magic that connects them starting from e.g. here: https://github.com/enjoy-digital/litex/blob/master/litex/soc/cores/cpu/lm32/core.py#L12314:36
tpbTitle: GitHub - litex-hub/pythondata-cpu-lm32: Python module containing verilog files for lm32 cpu (for use with LiteX). (at github.com)14:36
somlobut the litex-hub cpu verilog repos are at the "other end" of the `platform.add_verilog_include_path()` calls14:37
*** SpaceCoaster_ has quit IRC15:13
*** SpaceCoaster has joined #litex15:13
*** m4ssi has quit IRC16:03
*** tcal has joined #litex19:33
*** avg has joined #litex19:41
*** scanakci has quit IRC20:09
*** CarlFK has quit IRC20:10
*** avg34 has joined #litex20:20
*** avg34 has quit IRC21:01
*** CarlFK has joined #litex21:20
*** lf_ has quit IRC23:19
*** lf has joined #litex23:20

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!