*** tpb has joined #litex | 00:00 | |
*** Degi has quit IRC | 00:38 | |
*** Degi has joined #litex | 00:40 | |
*** scanakci has joined #litex | 01:29 | |
*** jaseg has quit IRC | 02:17 | |
*** jaseg has joined #litex | 02:19 | |
*** ranzbak has quit IRC | 03:06 | |
*** kgugala_ has joined #litex | 04:58 | |
*** kgugala has quit IRC | 04:59 | |
*** kgugala_ has quit IRC | 05:18 | |
*** kgugala has joined #litex | 05:18 | |
*** m4ssi has joined #litex | 05:50 | |
*** futarisIRCcloud has quit IRC | 06:07 | |
*** m4ssi has quit IRC | 06:13 | |
*** ranzbak has joined #litex | 06:22 | |
*** proteusguy has quit IRC | 07:02 | |
*** kgugala_ has joined #litex | 07:04 | |
*** kgugala__ has joined #litex | 07:06 | |
*** kgugala has quit IRC | 07:07 | |
*** kgugala_ has quit IRC | 07:09 | |
*** proteusguy has joined #litex | 07:15 | |
*** m4ssi has joined #litex | 07:23 | |
*** peepsalot has quit IRC | 09:24 | |
*** peepsalot has joined #litex | 09:24 | |
*** Anand has joined #litex | 09:44 | |
*** Anand is now known as Guest1031 | 09:44 | |
Guest1031 | Hi, I am working on adding a new CPU similar to Vexriscv in the core. The cpu description in verilog has been completed but I am stuck at the integration part. I am new to python and I need help for this part. Thanks in advance :) | 09:50 |
---|---|---|
*** avg has joined #litex | 10:08 | |
_florent_ | Hi Guest1031, i want to add a wiki page for this but haven't been found time to write it yet | 10:09 |
_florent_ | SERV or PicoRV32 are probably easier if you want a simple example of CPU integration: | 10:12 |
_florent_ | https://github.com/enjoy-digital/litex/tree/master/litex/soc/cores/cpu/serv | 10:12 |
tpb | Title: litex/litex/soc/cores/cpu/serv at master · enjoy-digital/litex · GitHub (at github.com) | 10:12 |
_florent_ | https://github.com/enjoy-digital/litex/tree/master/litex/soc/cores/cpu/picorv32 | 10:12 |
tpb | Title: litex/litex/soc/cores/cpu/picorv32 at master · enjoy-digital/litex · GitHub (at github.com) | 10:12 |
_florent_ | Guest1031: can you describe a little bit more the issue you have? | 10:13 |
Guest1031 | I do not know how to proceed with the integration part. As of now I am done till the verilog description. I tried to proceed the same way how vexriscv is implemented but no progress was made. | 10:18 |
*** proteusguy has quit IRC | 10:38 | |
*** avg has quit IRC | 10:42 | |
*** Guest1031 has quit IRC | 10:49 | |
*** proteusguy has joined #litex | 10:51 | |
*** Anand has joined #litex | 11:49 | |
*** Anand is now known as Guest24823 | 11:50 | |
*** Guest24823 has quit IRC | 11:51 | |
*** peepsalot has quit IRC | 12:45 | |
*** peepsalot has joined #litex | 12:48 | |
*** futarisIRCcloud has joined #litex | 13:13 | |
futarisIRCcloud | Coherent DMA looks interesting. Anything that we can use this with? | 13:14 |
*** Anand has joined #litex | 13:21 | |
*** Anand is now known as Guest35327 | 13:21 | |
Guest35327 | For adding the new CPU similar to lm32 or serv, where do I add the verilog file describing the cpu? | 13:26 |
*** Guest35327 has quit IRC | 13:55 | |
somlo | Guest35437: check out https://github.com/litex-hub/pythondata-cpu-lm32 and https://github.com/litex-hub/pythondata-cpu-serv (I'm not familiar with the python magic that connects them starting from e.g. here: https://github.com/enjoy-digital/litex/blob/master/litex/soc/cores/cpu/lm32/core.py#L123 | 14:36 |
tpb | Title: GitHub - litex-hub/pythondata-cpu-lm32: Python module containing verilog files for lm32 cpu (for use with LiteX). (at github.com) | 14:36 |
somlo | but the litex-hub cpu verilog repos are at the "other end" of the `platform.add_verilog_include_path()` calls | 14:37 |
*** SpaceCoaster_ has quit IRC | 15:13 | |
*** SpaceCoaster has joined #litex | 15:13 | |
*** m4ssi has quit IRC | 16:03 | |
*** tcal has joined #litex | 19:33 | |
*** avg has joined #litex | 19:41 | |
*** scanakci has quit IRC | 20:09 | |
*** CarlFK has quit IRC | 20:10 | |
*** avg34 has joined #litex | 20:20 | |
*** avg34 has quit IRC | 21:01 | |
*** CarlFK has joined #litex | 21:20 | |
*** lf_ has quit IRC | 23:19 | |
*** lf has joined #litex | 23:20 |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!