Tuesday, 2020-07-14

*** tpb has joined #litex00:00
awygleAre there any known issues with the litedram register interface? like, something that would be different if it was rewritten today? or are folks pretty happy with it?01:16
*** Degi has quit IRC01:26
*** Degi has joined #litex01:26
*** _whitelogger has quit IRC01:33
*** _whitelogger has joined #litex01:35
*** jaseg has quit IRC02:43
*** jaseg has joined #litex02:45
*** FFY00 has quit IRC04:25
*** FFY00 has joined #litex04:26
*** CarlFK has quit IRC04:27
*** kgugala_ has joined #litex04:30
*** CarlFK has joined #litex04:30
*** kgugala has quit IRC04:32
*** kgugala has joined #litex05:01
*** kgugala__ has joined #litex05:02
*** kgugala_ has quit IRC05:04
*** kgugala has quit IRC05:05
*** kgugala has joined #litex07:03
*** kgugala__ has quit IRC07:06
_florent_kbeckmann: we are also working on https://github.com/litex-hub/litespi, in a first time to replace the spi_flash code with it and later to also enable use with (Q)SPI-RAM07:24
*** kgugala_ has joined #litex08:00
*** kgugala has quit IRC08:03
*** kgugala_ has quit IRC08:03
*** kgugala has joined #litex08:04
*** benh has quit IRC08:54
*** benh has joined #litex08:54
kbeckmann_florent_: oh wow i completely missed that project. that looks really nice and promising.09:53
*** awygle has quit IRC10:01
*** awygle has joined #litex10:02
*** john_k[m]1 has quit IRC10:24
*** john_k[m]1 has joined #litex10:24
*** m4ssi has joined #litex11:04
*** m4ssi has quit IRC11:12
*** m4ssi has joined #litex16:20
*** CarlFK has quit IRC16:25
*** CarlFK has joined #litex16:25
*** m4ssi has quit IRC16:42
futarisIRCcloudhttps://twitter.com/FPGA_Zealot/status/128206480478228070516:51
*** _whitelogger has quit IRC19:18
*** _whitelogger has joined #litex19:20
*** lf has joined #litex23:47
*** lf_ has quit IRC23:47

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!