| *** tpb has joined #litex | 00:00 | |
| futarisIRCcloud | dkozel: The Vivado and Android stuff looks interesting. https://twitter.com/derekkozel/status/1276861144519585793 | 01:26 |
|---|---|---|
| *** Degi has quit IRC | 01:56 | |
| *** Degi has joined #litex | 01:57 | |
| *** jaseg has quit IRC | 02:16 | |
| *** jaseg has joined #litex | 02:18 | |
| *** st-gourichon-fid has joined #litex | 05:16 | |
| *** acathla has quit IRC | 06:06 | |
| *** st-gourichon-fid has quit IRC | 07:29 | |
| *** kgugala_ has joined #litex | 07:30 | |
| *** kgugala has quit IRC | 07:31 | |
| *** acathla has joined #litex | 07:39 | |
| *** kgugala has joined #litex | 07:51 | |
| *** kgugala_ has quit IRC | 07:54 | |
| *** st-gourichon-fid has joined #litex | 08:42 | |
| *** acathla has quit IRC | 08:55 | |
| *** acathla has joined #litex | 08:55 | |
| *** gregdavill has joined #litex | 09:42 | |
| gregdavill | I've got an interesting bug, on the OrnageCrab I'm creating an SoC with LiteDRAM. If I load the same design to my board over JTAG it only passes the DDR3 init and memtest maybe 1/2 the time. | 09:49 |
| *** lf has quit IRC | 09:59 | |
| tnt | gregdavill: something missing proper reset or not waiting for pll lock or something like that ? | 10:36 |
| gregdavill | That's what I'm thinking. I'm looking through the clock/reset logic. | 10:38 |
| gregdavill | The ECP5 also has some soft logic needed to sync up phase of the sclk and eclk signals. | 10:39 |
| *** gregdavill has quit IRC | 12:58 | |
| _florent_ | scanakci: hi, yes sure, please create a PR for BlackParrot, i could see how to do to also clone basejump_stl with the blackparrot pythondata | 13:08 |
| _florent_ | gregdavill: i also have a similar issue this week when testing doing tests with the Trellisboard, but haven't been able to look at it yet | 13:10 |
| *** m4ssi has joined #litex | 13:58 | |
| *** FFY00 has quit IRC | 14:22 | |
| *** FFY00 has joined #litex | 14:23 | |
| *** m4ssi has quit IRC | 15:13 | |
| somlo | _florent_: litex-hub/linux/litex-[vexriscv|rocket]-rebase branches are now updated to 5.8.0-rc2 (and ethernet & spi-sdcard still work with rocket) | 15:58 |
| somlo | _florent_, benh: speaking of spi-sdcard, a bare-metal copy of boot.bin from sdcard to dram takes 10 seconds, whereas dd-ing the same file from /dev/mmcblk0p1 (mounted as /mnt) to /dev/null takes 9 minutes. | 16:01 |
| somlo | _florent_, benh: I'm going to dig through the spi and mmc layers to see if I can spot any bottlenecks | 16:02 |
| somlo | _florent_, benh: but before I go down that road, is it completely unreasonable that adding all the layers (spi, mmc, the linux vfs layer, etc.) on a cpu running at 60 MHz might just add enough overhead to explain a significant portion of that discrepancy ? | 16:03 |
| *** lf has joined #litex | 17:23 | |
| _florent_ | somlo: thanks for updating the branches, i'll continue working on LiteSDCard next week and also want to do tests with Linux and spisdcard. | 18:58 |
| _florent_ | the spisdcard in Linux should probably be faster, what really makes a difference is optimizing the block transfers functions: | 18:59 |
| _florent_ | https://github.com/enjoy-digital/litex/blob/master/litex/soc/software/liblitesdcard/spisdcard.c#L127-L161 of block read in the bios | 18:59 |
| tpb | Title: litex/spisdcard.c at master · enjoy-digital/litex · GitHub (at github.com) | 18:59 |
| _florent_ | but not sure it's easy to do by reusing the SPI MMC linux driver directly | 19:01 |
| *** kgugala has quit IRC | 19:24 | |
| *** kgugala has joined #litex | 19:24 | |
| dkozel | futarisIRCcloud: The Android work is really good. The Vivado piece was nice but pretty standard. | 19:34 |
| *** Skip has joined #litex | 19:45 | |
| *** st-gourichon-fid has quit IRC | 20:28 | |
| *** Skip has quit IRC | 20:57 | |
| *** lf has quit IRC | 23:05 | |
| *** lf has joined #litex | 23:05 | |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!