Wednesday, 2020-05-20

*** tpb has joined #litex00:00
*** CarlFK has joined #litex00:03
*** CarlFK has quit IRC00:32
*** CarlFK1 has joined #litex00:33
*** CarlFK1 has quit IRC00:37
*** futarisIRCcloud has quit IRC01:15
*** CarlFK has joined #litex01:48
*** Degi has quit IRC03:14
*** Degi has joined #litex03:15
john_k[m]_florent_: I've got my CLE-215 setup and ready to flash but I'm trying to figure out the correct pinout for my FTDI 232 cable - can you point me in the right direction?04:20
john_k[m]ah, I had it right the first time - it just read garbage for the ID code in that one instance04:33
*** nrossi has quit IRC04:54
*** nrossi has joined #litex04:55
*** sajattack[m] has quit IRC04:55
*** sajattack[m] has joined #litex04:56
_florent_somlo: thanks the the PR, strange this was not happening on my side, probably related to a different GCC.05:06
_florent_benh: somlo made a batch of Trellisboards and i got mine from him, maybe he has an unused one to sell05:11
_florent_benh: otherwise, the Versa ECP5 5G is also a nice board, the FPGA is smaller (45F), but you have DDR3/Ethernet which is nice for Microwatt/Linux dev05:12
benhah Treillis doesn't have DDR3 & Etherner ? ok05:14
benhVersa is about $500 AUD... I'll wait a bit. Not much more expensive than an Arty 100T mind you.. maybe I can get sponsored by IBM (my former employer :)05:15
_florent_Trellisboard has 32-bit/1GB DDR3 and 1GBps ethernet, but it's not possible to purchase it05:16
*** _whitelogger has quit IRC05:30
benh_florent_: ok05:30
benhno worries ... somlo if you have spares, I wouldn't mind buying one .. if it's not too pricey, otherwise that can wait05:31
*** _whitelogger has joined #litex05:32
john_k[m]_florent_: after you flash the CLE-215 with --load, how did you reset the device to get it to re-enumerate over PCIe?05:40
_florent_john_k[m]: you just need to reboot the Host05:51
john_k[m]ah ok05:51
john_k[m]also, which kernel version were you compiling against for the module? I'm having issues with 5.6.1105:52
_florent_john_k[m]: but i had a strange behaviour with Acorn + Nest that was reloading the bitstream from flash on reboot that i haven't investigated yet05:52
_florent_to workaround that, i was flashing the board with --flash05:52
john_k[m]hrm ok, thanks05:52
_florent_i'm compiling it on Ubuntu 18.04, i would have to check for the exact kernel version05:53
john_k[m]I can look it up05:54
john_k[m]--flash isn't working for me, says "Error: Unknown flash device (ID 0x00ffffff)"05:54
john_k[m]did you run into anything like that?05:55
john_k[m]18.04 uses kernel 5.305:55
_florent_no, flash was working05:56
_florent_you can still use --load05:56
_florent_there is a led chaser on the 4 leds05:56
john_k[m]that is running05:56
john_k[m]lspci still shows "03:00.0 Processing accelerators: Squirrels Research Labs Acorn CLE-215+"05:56
_florent_if it's there after rebooting, then you are using the right bitstream05:56
_florent_when you are doing the --load, do you see the led chaser?05:57
john_k[m]before I reboot, you mean?05:58
_florent_yes05:58
_florent_just to be sure the bistream is loaded correctly05:58
john_k[m]hrm, any good way to go back to design in the flash without powering the machine off?05:59
john_k[m]yes chaser starts right after I use --load06:05
john_k[m]rebooting causes default bitstream to load, as you observed06:06
john_k[m]will try a different CLE-215 in the morning to check on the flash thing06:09
john_k[m]my goal is to make a dedicated CLE-215 sample project06:11
john_k[m]since there seems to be additional interest in this board now06:11
awordnoti wasn't aware of the CLE-215. other than these potential flashing issues are there any known pitfalls compared to something like a NiteFury?06:12
john_k[m]it is a commercial application of NiteFury06:12
_florent_john_k[m]: ok, so you will need to get the flash working06:13
john_k[m]I'm not aware of any other pitfalls, but I'm just getting started06:13
awordnotcool06:13
john_k[m]I'm also trying with an Acorn Nest, maybe I'll try it in a native mPCIe slot, to see if that has something to do with the bitstream reloading06:14
_florent_john_k[m]: i'll also probably create a project with this board to demonstrate how to create PCIe processing accelerators06:14
john_k[m]ah, nice06:15
john_k[m]I need to go to bed now, but if there is any other gotchas or tricks you can think of, please let me know06:16
_florent_john_k[m]: good idea to test without the Nest, i was also suspecting it to cause this behaviour but haven't tested06:16
john_k[m]and I'll look into it more in the morning06:16
awordnotis it possible the CLE-215 has some additional circuitry to reset the FPGA bitstream on PCIe reset or initial poweron? not really sure how that works06:16
_florent_john_k[m]: ok sure, i'll try to do some tests today06:16
john_k[m]it's likely how the Nest has it's PCIe bridges and embedded controller configured06:16
john_k[m]it's possible they wanted the devices to reset on reboot to make cryptocurrency mining support easier?06:17
*** CarlFK has quit IRC07:02
*** futarisIRCcloud has joined #litex07:26
*** CarlFK has joined #litex08:30
zyp_florent_, I don't presume you've used the edge clock bridge in ecp5 to split a ddr3 memory across both left and right side banks?10:46
zypI think this is supposed to be possible, but I wonder if it has any chance to work in practice :) https://bin.jvnv.net/file/Rx3uI.png10:47
daveshahI think the OrangeCrab does this10:49
daveshahbut I'm not sure if it is in exactly the same way10:49
daveshahI know it uses an edge clock bridge though10:49
zypah, I should check the schematics10:50
zypyes, it got the address bus on right side and data bus on left side10:52
*** scanakci has quit IRC12:48
*** Skip has joined #litex13:44
SkipHas anyone run LiteX on a rev C pano logic device?  The BIOS Memtest fails here.  It works fine on a Rev B.  Unfortunately I only have one Rev C and I've never used SDRAM on it before so it could be an hardware issue.15:39
*** FFY00 has quit IRC15:53
*** FFY00 has joined #litex15:54
*** scanakci has joined #litex17:44
john_k[m]I have a rev C but have not tried since they got DDR working on rev B - I was never able to make it work on rev C17:59
SkipI would think it would "just work"  as far as I know it's exactly the same design with just different FPGA and SPI chips stuffed, but that's just an assumption.18:04
SkipThanks for the response!18:05
*** FFY00 has quit IRC18:35
*** FFY00 has joined #litex18:36
*** FFY00 has quit IRC19:01
*** FFY00 has joined #litex19:01
CarlFKbunnie: https://github.com/AlphamaxMedia/openocd/blob/master/src/target/arm_disassembler.c#L1499   error: bitwise comparison always evaluates to false [-Werror=tautological-compare]19:06
tpbTitle: openocd/arm_disassembler.c at master · AlphamaxMedia/openocd · GitHub (at github.com)19:06
CarlFKbunnie: im trying to get it working on a pi. I patched debian's version, it built, but http://paste.ubuntu.com/p/jzkJm2562D/  Error: no device found19:08
tpbTitle: Ubuntu Pastebin (at paste.ubuntu.com)19:08
bunniewhat's in the openocd/openocd.cfg file? It looks like it's trying to talk on ftdi not the bcm2385 native gpios19:11
bunnie*bcm283519:11
bunnieyou can try using it with the config files in this repo: https://github.com/AlphamaxMedia/netv2mvp-scripts19:12
tpbTitle: GitHub - AlphamaxMedia/netv2mvp-scripts: Various scripts for NeTV2MVP (at github.com)19:12
bunnieso if you clone that and then switch to the directory and do `sudo openocd -f idcode.cfg` it should return to you the idcode of the FPGA19:13
bunnieif you built from scratch, you need to make sure you specified the bcm2835 config option for openocd19:13
CarlFKhttps://github.com/antmicro/netv2/blob/master/openocd/openocd.cfg19:16
tpbTitle: netv2/openocd.cfg at master · antmicro/netv2 · GitHub (at github.com)19:16
bunnieI don't know what method antmicro is using to connect to the netv2, but it's not the rpi.19:20
bunnieif you want to use their config script i think you'll need to check with them as to what their configuration is.19:20
CarlFKhttps://github.com/AlphamaxMedia/netv2mvp-scripts/blob/master/idcode.cfg#L5 source [find interface/alphamax-rpi.cfg]19:22
tpbTitle: netv2mvp-scripts/idcode.cfg at master · AlphamaxMedia/netv2mvp-scripts · GitHub (at github.com)19:22
CarlFKthere is no interface dir, alphamax-rpi.cfg is in the same dir19:22
CarlFKhttps://github.com/AlphamaxMedia/netv2mvp-scripts/blob/master/alphamax-rpi.cfg19:22
tpbTitle: netv2mvp-scripts/alphamax-rpi.cfg at master · AlphamaxMedia/netv2mvp-scripts · GitHub (at github.com)19:22
CarlFKidcode.cfg:5: Error: Can't find interface/alphamax-rpi.cfg19:23
bunnieah right i installed alphamax-rpi.cfg into the openocd system config files for the production system19:27
bunniechange `source [find interface/alphamax-rpi.cfg]` to `source alphamax-rpi.cfg`19:28
bunniethat probably would have been a more portable way to do it in the end.19:29
CarlFKhttp://paste.ubuntu.com/p/NkMFCrhp3K/19:29
tpbTitle: Ubuntu Pastebin (at paste.ubuntu.com)19:29
bunnieyep looks like you're talking to the FPGA now19:29
CarlFKyay19:30
bunnieso this file https://github.com/AlphamaxMedia/netv2mvp-scripts/blob/master/fpga-jtag.cfg will load a file called `top.bit` into the fpga, but you also need to make that mod on the config file as well19:30
tpbTitle: netv2mvp-scripts/fpga-jtag.cfg at master · AlphamaxMedia/netv2mvp-scripts · GitHub (at github.com)19:30
CarlFKwoot!  loaded file top.bit to pld device 0 in 2s 340176us19:33
CarlFKhttp://paste.ubuntu.com/p/bjDfJ7KpJp/    does this confirm your patch was applied successfully?19:34
tpbTitle: Ubuntu Pastebin (at paste.ubuntu.com)19:34
CarlFKtumbleweed had to make a few changes as the source drifted19:34
*** _whitelogger has quit IRC20:26
*** _whitelogger has joined #litex20:29
*** _whitelogger has quit IRC20:33
*** _whitelogger has joined #litex20:35
*** _whitelogger has joined #litex20:38
*** _whitelogger has quit IRC20:39
CarlFKbunnie: ^^20:41
*** _whitelogger has joined #litex20:41
*** FFY00 has quit IRC20:42
*** FFY00 has joined #litex20:44
*** _whitelogger has joined #litex20:44
bunnieusually it doesn't report the odd jtag errors in the beginning but if the FPGA seems to be alive it could be some other weirdness in openocd...20:48
*** sconklin has quit IRC21:06
john_k[m]anyone seen where the the ID code for a Xilinx Artix-7 sometimes has a higher bit set? ie I see 0x13636093 instead of 0x0363609321:23
john_k[m]hrm I guess per UG470, that's the version21:24
john_k[m]_florent_: how many CLE-215+ have you tested? 2 of the 3 I've tried so far have ID CODE 0x1363609321:25
_florent_john_k[m]: i only tested one21:26
john_k[m]ah, ok21:26
_florent_john_k[m]: you could try to lower the clock frequency in the openocd config file21:26
john_k[m]looks like I'll have some small PRs incoming21:26
_florent_you could also try to use VivadoProgrammer to load the bistream21:27
john_k[m]the bitstreams load fine in the end, it's just not in the list of supported chips21:27
john_k[m]and I have to look into the flash side of things as well, got a flash device with ID 0x00918d0d which isn't supported yet21:28
john_k[m]hrm, I think something is being wonky in my environment, --load just worked fine with no complaints on a fresh terminal :\21:30
CarlFKbunnie: what sort of diagnostics are ther for netv2, like generate a test pattern21:40
bunniethe simplest thing to do is to pass through a video21:41
john_k[m]_florent_: a diagnostic when you have a chance - does your CLE-215+ sticker on the bottom have a QR code or a printed serial number?21:41
bunnieif that works a lot of things are correct21:41
bunniealso talking to the firmware over the serial port is a good sign that many things are working21:42
_florent_john_k[m]: i could look tomorrow, but i remember seeing a QR code yes21:42
CarlFKis there a ..  what is top.bit called?  bitstream?   anyway, where can I get a known working one?21:43
john_k[m]my 'working' unit is the same, the other two I've tried have white serial # stickers near the non-PCIe end with printed serial numbers21:43
john_k[m] * my 'working' unit is the same (QR code), the other two I've tried have white serial # stickers near the non-PCIe end with printed serial numbers21:43
john_k[m]lowering jtag freq to 5MHz seems to be an improvement21:44
john_k[m] * lowering jtag freq to 5MHz seems to be an improvement stability-wise21:44

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!