| *** tpb has joined #litex | 00:00 | |
| *** rohitksingh has joined #litex | 00:03 | |
| *** rohitksingh has quit IRC | 00:12 | |
| *** rohitksingh has joined #litex | 00:13 | |
| *** rohitksingh has quit IRC | 00:23 | |
| *** rohitksingh has joined #litex | 00:23 | |
| *** rohitksingh has quit IRC | 01:54 | |
| *** rohitksingh has joined #litex | 03:44 | |
| *** _whitelogger has quit IRC | 03:48 | |
| *** _whitelogger has joined #litex | 03:50 | |
| *** _whitelogger has quit IRC | 04:27 | |
| *** _whitelogger has joined #litex | 04:29 | |
| *** rohitksingh has quit IRC | 04:41 | |
| *** rohitksingh has joined #litex | 04:47 | |
| scanakci | thanks @_florent_ . I am currently trying to integrate the most recent version of BlackParrot to LiteX. I was stuck for some time. We finally noticed that the issue was because of a bug in verilator. | 05:01 |
|---|---|---|
| *** rohitksingh has quit IRC | 05:06 | |
| *** rohitksingh has joined #litex | 05:18 | |
| *** _whitelogger has quit IRC | 05:24 | |
| *** _whitelogger has joined #litex | 05:26 | |
| *** rohitksingh has quit IRC | 05:36 | |
| *** rohitksingh has joined #litex | 05:37 | |
| *** _whitelogger has quit IRC | 06:42 | |
| *** _whitelogger has joined #litex | 06:44 | |
| *** tmichalak has joined #litex | 07:21 | |
| *** rohitksingh has quit IRC | 08:01 | |
| *** rohitksingh has joined #litex | 08:32 | |
| *** rohitksingh_ has joined #litex | 08:38 | |
| *** rohitksingh has quit IRC | 08:39 | |
| *** rohitksingh_ has quit IRC | 08:42 | |
| *** rohitksingh has joined #litex | 08:45 | |
| *** rohitksingh has quit IRC | 08:48 | |
| *** rohitksingh has joined #litex | 08:49 | |
| *** pbinkowski has joined #litex | 09:13 | |
| *** rohitksingh has quit IRC | 09:14 | |
| pbinkowski | hi all | 09:43 |
| pbinkowski | I'm working on enhancing liteeth to allow both SoftCPU and IP cores (Etherbone core etc.) access to the same MAC/PHY | 09:45 |
| pbinkowski | I'd like to test my changes with the litex-buildenv firmware (it supports telnet so that should be a nice check) but I can't get the HW Ethernet cores working in litex-buildenv | 09:47 |
| pbinkowski | I've modified my target to only instantiate the Etherbone core in a similar way to how it is done in mainline Litex Arty target | 09:50 |
| pbinkowski | but I cant get it to respond to pings and ARP requests | 09:50 |
| pbinkowski | all I get is a single ARP response just after loading the bitstream on the board and then it goes quiet | 09:51 |
| pbinkowski | If someone wants to take a look, my code is located here https://github.com/antmicro/litex-buildenv/blob/hdmi2eth-hw-accel/targets/netv2/net.py#L64 | 09:52 |
| tpb | Title: litex-buildenv/net.py at hdmi2eth-hw-accel · antmicro/litex-buildenv · GitHub (at github.com) | 09:52 |
| pbinkowski | I'm using the latest LiteEth/Litex-buildenv code | 09:54 |
| pbinkowski | I've heard that issue similar to this already appeared in the past, so if anyone has any ideas what I can try to fix this now then please share | 09:57 |
| pbinkowski | I think I will start with trying to bump the Litex submodule in buildenv as it is pretty far behind the current master | 09:58 |
| pbinkowski | oh, and I forgot to mention that I've already tested the current mainline Litex and Etherbone core works fine there | 10:01 |
| pbinkowski | looks like bumping litex did the trick :) | 10:19 |
| *** scanakci has quit IRC | 10:31 | |
| *** HEGAZY has joined #litex | 10:35 | |
| *** m4ssi has joined #litex | 11:26 | |
| *** HEGAZY has quit IRC | 12:41 | |
| _florent_ | pbinkowski: sorry a bit late, but it's possible your issue was related to https://github.com/enjoy-digital/litex/commit/a26853702c109fb4e650ef2d53cfd631a4bec328 | 13:10 |
| tpb | Title: soc/interconnect/packet/Depacketizer: use both sink.valid and sink.re… · enjoy-digital/litex@a268537 · GitHub (at github.com) | 13:10 |
| _florent_ | otherwise that would indeed be an interesting feature, how are you planning to share the MAC/PHY between CPU and IP Core? | 13:18 |
| pbinkowski | _florent_: my idea is to add a crossbar between LiteEthMACCore and LiteEthMACWishboneInterface/Packetizer&Depacketizer | 13:22 |
| pbinkowski | that crossbar will send all incoming data to both CPU and IP | 13:22 |
| pbinkowski | but it will arbitrate outgoing traffic between the IP and CPU | 13:23 |
| pbinkowski | by monitoring stream valid and last signals | 13:24 |
| pbinkowski | ie. when core has data valid then it will be granted access to output path until a data word with `last` flag is seen | 13:25 |
| pbinkowski | but I think that my current code will still need some more work as I don't think that I'm handling data width, endianness and last_be vs last correctly | 13:29 |
| pbinkowski | If you want to take a look then the WIP code is here https://github.com/antmicro/liteeth/blob/hw-sw-shared-phy/liteeth/mac/__init__.py | 13:31 |
| tpb | Title: liteeth/__init__.py at hw-sw-shared-phy · antmicro/liteeth · GitHub (at github.com) | 13:31 |
| _florent_ | pbinkowski: with this architecture, the CPU will need to also read and discard packets that are going to the IP and it will not be able to do it as fast as the IP | 13:45 |
| _florent_ | when i was thinking about doing that, i was thinking having 2 separate MAC addresses for the CPU and the IP, share the MAC/PHY but add a crossbar on top of the LiteEthMACCore to redirect streams according to MAC addresses for RX and do the arbitration for TX. | 13:47 |
| _florent_ | this way, the CPU only receives its own packets and don't waste CPU cycles decoding packets that are for it and the IP can still use alsmost the full bandwidth | 13:51 |
| _florent_ | would that make senses for you application? | 13:51 |
| pbinkowski | _florent_: I think that this will fit nicely as currently I'm already using different MAC addresses for CPU and IP | 13:52 |
| pbinkowski | I will just need to figure out a filtering scheme as I see for example ARP requests use target MAC address of 00:00:00:00:00:00 | 13:53 |
| _florent_ | pbinkowski: ok good, i'm going to have a closer look at your code. BTW this is something that should simulate nicely with litex_sim and ethernet support to speed up dev | 13:53 |
| _florent_ | pbinkowski: indeed, for ARP you can redirect the packet to both and only the one concerned will answer | 13:56 |
| _florent_ | ok so your solution seems very similar the one i was describing, it's just that there is no MAC filtering for the RX. But the MAC filtering could be an option that we enable or not, so you can probably continue with your solution and add MAC filtering later if that's really needed. | 14:00 |
| pbinkowski | _florent_: ok, so I will try to get what I have currently to work and if I encounter any performance issues then I will add MAC filtering | 14:01 |
| pbinkowski | thanks for help! | 14:01 |
| _florent_ | yes that sounds good. That will be a very useful feature to combine CPU flexibility and IP performance | 14:05 |
| *** scanakci has joined #litex | 14:14 | |
| *** HEGAZY has joined #litex | 14:41 | |
| *** HEGAZY has quit IRC | 16:48 | |
| *** HEGAZY has joined #litex | 16:56 | |
| *** HEGAZY has quit IRC | 17:41 | |
| *** HEGAZY has joined #litex | 18:13 | |
| *** CarlFK has quit IRC | 18:30 | |
| *** HEGAZY has quit IRC | 18:41 | |
| *** CarlFK has joined #litex | 19:01 | |
| *** m4ssi has quit IRC | 21:22 | |
| *** HEGAZY has joined #litex | 22:07 | |
| futarisIRCcloud | https://groupgets.com/campaigns/710-orangecrab | 22:54 |
| tpb | Title: OrangeCrab | GroupGets (at groupgets.com) | 22:54 |
| *** CarlFK has quit IRC | 23:57 | |
Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!