Tuesday, 2020-03-03

*** tpb has joined #litex00:00
futarisIRCcloudI don't think the vexriscv compressed instructions have been fully tested / formally verified.00:23
*** rohitksingh has joined #litex00:33
somlothe various Rocket variants available in LiteX all support 'c', for whatever that's worth :)00:45
sajattack[m]on a semi-related note, anyone have a vexriscv-compatible coremark?00:49
sajattack[m]I can't get this one to build https://github.com/riscv-boom/riscv-coremark00:50
tpbTitle: GitHub - riscv-boom/riscv-coremark: Setup scripts and files needed to compile CoreMark on RISC-V (at github.com)00:50
*** rohitksingh has quit IRC02:14
*** rohitksingh has joined #litex02:38
*** oter_ has joined #litex04:21
*** _whitelogger has quit IRC05:21
*** _whitelogger has joined #litex05:23
*** oter_ has quit IRC07:14
xobssajattack: we're using -imac in Betrusted's vexriscv implementation.08:05
xobsAre there any available examples of multiple clock domains with verilator in litex?  Something like a PLL implementation.08:06
sajattack[m]because it's rust so you have to08:06
sajattack[m]right?08:06
xobssajattack: kinda? we'll be making our own target files, so we could disable it if we wanted.  But it really does generate much smaller code, so might as well.08:07
sajattack[m]mm08:07
sajattack[m]yeah I played with the rust-litex repo and it was kind of annoying to have to go into the vexriscv and enable the compressed isa08:09
_florent_xobs: simulations with verilator have been mostly used on synchronous designs with a single clock, not sure i have an example with multiple clocks08:10
sajattack[m]and I thought it might be a sensible default08:10
xobsYou could also just use `riscv32i-unknown-none-elf`, which doesn't get you atomic or multiply instructions either. But works on basically anything.08:10
sajattack[m]fair08:11
sajattack[m]now I'm trying to get coremark compiled with gcc and the build I found on github doesn't seem to like either 32bit or ima, not sure which08:11
xobs_florent_: I see. I'm still trying to understand how verilator actually works, so I wasn't sure if I was missing anything.  Thanks for the input.08:13
sajattack[m]has anyone played with coremark?09:32
sajattack[m]hmm, maybe I could try to compile it within linux? or is it even harder?09:33
sajattack[m]I need a vexriscv-linux chroot :P09:41
sajattack[m]cross compiling c is hard09:41
*** nrossi has quit IRC10:56
*** sajattack[m] has quit IRC10:56
*** john_k[m] has quit IRC10:56
*** xobs has quit IRC10:57
*** bunnie[m] has quit IRC10:57
*** nrossi has joined #litex11:22
somlosajattack[m]: I have coremark compiled for rv64gc (static binary), but I need to doublecheck if I cross-compiled it on x86_64 or just natively with riscv64-fedora11:30
somloI know for sure I had to cross-compile it for i586 (the "reference" pentium I used for comparison) :)11:30
*** xobs has joined #litex12:04
*** bunnie[m] has joined #litex12:04
*** sajattack[m] has joined #litex12:04
*** john_k[m] has joined #litex12:04
*** rohitksingh has quit IRC12:43
*** fjullien has quit IRC13:11
*** st-gourichon-fid has joined #litex14:05
*** oter_ has joined #litex15:53
*** oter_ has quit IRC16:15
peepsalotsajattack[m]: i got a new 32MB sdran for MiSTer off ebay, and it was the stickiest PCB i've ever handled.  the whole inside of the antistatic bag was coated in liquid flux or something.  works ok though16:28
*** rohitksingh has joined #litex17:07
*** oter has quit IRC17:17
*** fjullien has joined #litex17:41
*** _franck_ has quit IRC17:44
*** rohitksingh has quit IRC19:03
*** rohitksingh has joined #litex19:14
*** rohitksingh has quit IRC19:34
sajattack[m]lol19:59
*** rohitksingh has joined #litex20:18
*** rohitksingh has quit IRC21:16
*** CarlFK has quit IRC22:04
*** CarlFK has joined #litex22:26

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!