Sunday, 2020-03-01

*** tpb has joined #litex00:00
*** rohitksingh has quit IRC00:16
*** rohitksingh has joined #litex00:19
*** rohitksingh has quit IRC00:21
*** rohitksingh has joined #litex00:22
*** rohitksingh has quit IRC00:32
*** rohitksingh has joined #litex00:34
*** rohitksingh has quit IRC00:34
*** rohitksingh has joined #litex00:36
*** oter has joined #litex02:47
*** oter has quit IRC02:51
*** oter has joined #litex03:02
*** oter has left #litex03:26
*** oter has joined #litex03:26
oterI have a couple of litedram novice questions. 1/ does anyone have an example, or reference to litedram’s native use (not wb or axi)? 2/ on versa_ecp5, is there a way to skip or disable training so as to not require the vexrisc cpu at all (in exchange for some performance loss maybe)? Thanks!03:30
*** oter_ has joined #litex05:25
sajattack[m]does only the sifive toolchain support ilp32? mine from arch linux packages doesn't05:30
sajattack[m]fail https://aur.archlinux.org/cgit/aur.git/tree/PKGBUILD?h=riscv64-unknown-elf-gcc#n8005:33
tpbTitle: PKGBUILD - aur.git - AUR Package Repositories (at aur.archlinux.org)05:33
*** oter_ has left #litex06:24
*** oter_ has joined #litex06:24
*** oter_ has quit IRC06:37
*** oter has left #litex06:38
*** oter has joined #litex06:39
*** _whitelogger has quit IRC07:13
Claudeoter: is this is what you are looking for ? https://twitter.com/OlofKindgren/status/1232598864877817856?s=1907:14
*** _whitelogger has joined #litex07:16
sajattack[m]idk why I'm suddenly having the ilp32 problem. looking at github, that's been in for 10 months, guess I should just use the sifive toolchain07:48
sajattack[m]but I'm surprised it worked previously07:48
*** rohitksingh has quit IRC08:59
Claudedaveshah: compile on pi4 went trough. https://twitter.com/Claude1079/status/123402958508127436809:05
daveshahNice!09:05
Claudethinking about offering a diy kit..09:05
Claudebut funny, even on a lowly pi4 the whole process (compile&download) is way faster than for a similar design using quartus on an i7@5GHz :P09:07
sajattack[m]I installed the sifive toolchain and it's still complaining wtf09:46
sajattack[m]`riscv-sifive-elf-ld: unrecognised emulation mode: abi=ilp32`09:47
sorearld doesn't take -mabi options10:00
sorearld options are completely different from gcc options and if you're doing ld $(CFLAGS) you are not going to have a good time10:00
*** oter_ has joined #litex10:03
*** _franck_ has joined #litex10:41
pdp7anyone know of what instructions I could follow to try using yosys+vpr on the Arty Atrix7-35T instead of Vivado?13:44
pdp7I'm hoping I could do Linux-on-LiteX-Vexriscv without Vivado13:44
keesjwell14:43
keesjit works for the epc board and such  and I think people are working on xilinx but I don't know the exact status14:44
keesjthe joy is that .. aside from installing the xilinx tools the rest works pretty much the same hence...14:45
*** _franck_ has quit IRC15:00
*** oter_ has quit IRC17:19
*** oter_ has joined #litex17:26
sajattack[m]the build system is kind of convoluted idk why it's LD'ing CFLAGS19:12
sajattack[m]ok maybe I traced it19:19
sajattack[m]I think maybe it's $CPUFLAGS on this line https://github.com/enjoy-digital/litex/blob/e2aebb427ece793537e64f28cc3193704e7be782/litex/soc/software/common.mak#L5919:21
tpbTitle: litex/common.mak at e2aebb427ece793537e64f28cc3193704e7be782 · enjoy-digital/litex · GitHub (at github.com)19:21
sajattack[m]if I remove it I get another error, `plugin needed to handle lto object`19:33
*** franck_jullien has joined #litex19:52
*** franck_jullien is now known as _franck_19:52
*** rohitksingh has joined #litex19:55
*** tpb has joined #litex23:16

Generated by irclog2html.py 2.17.2 by Marius Gedminas - find it at https://mg.pov.lt/irclog2html/!