*** tpb has joined #litex | 00:00 | |
*** CarlFK has quit IRC | 01:03 | |
xobs | _florent_: thanks, the new UART changes work well! Tunneling via wishbone works, so now `wishbone-tool` can act as a terminal emulator via any of the bridges. | 02:19 |
---|---|---|
xobs | It's also growing basic Etherbone support now. So we can have terminal-over-Ethernet. | 02:20 |
*** CarlFK has joined #litex | 02:34 | |
*** _whitelogger has quit IRC | 04:07 | |
*** _whitelogger has joined #litex | 04:10 | |
_florent_ | xobs: thanks, that will be very useful! I was always switching between the Wishbone Bridge and the CPU UART manually or using 2 UARTs to have both together | 07:08 |
xobs | I also added the ability to run multiple servers at once, so terminal and gdb will both work. Though now I need to add the ability to run gdb on a different port. | 07:09 |
_florent_ | xobs: great. Do you have a board to test the terminal-over-Ethernet? I'm happy to do some testing if needed | 07:12 |
xobs | mithro was working to get that built. There were Reasons that it doesn't work. Could you please help him get an image working? | 07:13 |
mithro | I'm looking at it now | 07:14 |
_florent_ | mithro: which board are you using? | 07:14 |
mithro | _florent_: I'm stuck at getting the wishbone bridge over ethernet working | 07:14 |
mithro | _florent_: Arty | 07:14 |
_florent_ | mithro: are you able to ping the board? | 07:15 |
futarisIRCcloud | This stuff sounds great. | 07:17 |
mithro | _florent_: Let me push what I have so far | 07:19 |
_florent_ | mithro: ok | 07:19 |
mithro | _florent_: Also, would like your thoughts on https://github.com/enjoy-digital/litex/issues/345 | 07:19 |
tpb | Title: Support register_mem autoselecting appropriate memory location · Issue #345 · enjoy-digital/litex · GitHub (at github.com) | 07:19 |
mithro | _florent_: https://github.com/mithro/litex-buildenv/blob/etherbone/targets/arty/etherbone.py | 07:20 |
tpb | Title: litex-buildenv/etherbone.py at etherbone · mithro/litex-buildenv · GitHub (at github.com) | 07:20 |
mithro | _florent_: It took me a while to realize that I have actually mostly done etherbone through libuip rather than with hardware | 07:21 |
_florent_ | xobs, mithro: it should be possible to easily test Etherbone with litex_sim: https://github.com/enjoy-digital/litex/blob/master/litex/tools/litex_sim.py | 07:23 |
mithro | _florent_: I did get the ice40hx-evn board actually booting again | 07:23 |
tpb | Title: litex/litex_sim.py at master · enjoy-digital/litex · GitHub (at github.com) | 07:23 |
_florent_ | just remove the serial here: https://github.com/enjoy-digital/litex/blob/master/litex/tools/litex_sim.py#L116-L120 | 07:23 |
tpb | Title: litex/litex_sim.py at master · enjoy-digital/litex · GitHub (at github.com) | 07:23 |
mithro | _florent_: That is a probably a good idea for xobs to test with :-) | 07:23 |
_florent_ | set with_uart=True here and set uart_name="crossover" | 07:24 |
mithro | _florent_: At the moment I'm trying to get that `arty/etherbone.py`to respond to pings on hardware | 07:25 |
_florent_ | https://github.com/enjoy-digital/litex/blob/master/litex/tools/litex_sim.py#L111 | 07:25 |
tpb | Title: litex/litex_sim.py at master · enjoy-digital/litex · GitHub (at github.com) | 07:25 |
_florent_ | and then just run: litex_sim --with-etherbone | 07:25 |
_florent_ | then try to ping 192.168.1.50 | 07:26 |
_florent_ | if its responding, the Etherbone bridge is responding and you can use it | 07:26 |
_florent_ | Etherbone bridge is responding/Etherbone bridge is active | 07:26 |
_florent_ | mithro: being able to use add_mem_region without the origin seems a good idea yes. When doing it we should just make sure to avoid breaking the old API and still allow using a fixed memory map | 07:29 |
mithro | _florent_: I believe my python code does that | 07:30 |
mithro | _florent_: Preserves the old method and allows the new method... | 07:30 |
_florent_ | mithro: yes probably, i haven't look closely yet :) will do! | 07:30 |
mithro | _florent_: Should have thought about telling xobs to use the sim target... | 07:33 |
_florent_ | scanakci: using a frequency that is too low can indeed cause issues for the DDR3 calibration. We have some limitation with the IDELAYE2/ODELAYE2 taps for write/read leveling | 07:34 |
mithro | _florent_: After building that etherbone example I linked above, Ethernet seems to come up but I don't get any arp response or response to ping | 07:36 |
mithro | _florent_: Can the libuip interfere with the hardware etherbone? | 07:38 |
_florent_ | scanakci: i would recommend using the max sys_clk_freq you can that don't produce timing violations, the Kintex7 is quite capable so should be able to run your CPU at a higher frequency | 07:39 |
mithro | IE Should I remove these? https://github.com/mithro/litex-buildenv/blob/4f7b1b37531fe5f0773cf737b4e1b57d6d775165/targets/arty/etherbone.py#L38-L40 | 07:41 |
tpb | Title: litex-buildenv/etherbone.py at 4f7b1b37531fe5f0773cf737b4e1b57d6d775165 · mithro/litex-buildenv · GitHub (at github.com) | 07:41 |
_florent_ | mithro: for now, you can't connect LiteEthPHY to LiteEthMAC and LiteEthUDPIPCore, you have to choose | 07:43 |
mithro | _florent_: I need to give LiteEthUDPIPCore a LiteEthPHY right? | 07:44 |
_florent_ | yes or remove the LiteEthMAC | 07:45 |
_florent_ | mithro: here is an Etherbone example: https://github.com/enjoy-digital/usb3_pipe/blob/master/kc705.py#L95-L120 | 07:46 |
tpb | Title: usb3_pipe/kc705.py at master · enjoy-digital/usb3_pipe · GitHub (at github.com) | 07:46 |
mithro | _florent_: We should probably have an arty example of etherbone somewhere that is easy to find | 07:52 |
_florent_ | mithro: yes i also realized that | 07:53 |
mithro | Doah! I configured IP address of 192.168.1.50 and have been trying to ping 192.168.100.50 ... | 08:03 |
_florent_ | is it working now? | 08:09 |
mithro | _florent_: Still no luck :-/ | 08:17 |
mithro | _florent_: This is what I have now -> https://github.com/mithro/litex-buildenv/blob/3d2e45db21254fe40e6797262da7bf713ac4e561/targets/arty/etherbone.py#L27-L56 | 08:18 |
tpb | Title: litex-buildenv/etherbone.py at 3d2e45db21254fe40e6797262da7bf713ac4e561 · mithro/litex-buildenv · GitHub (at github.com) | 08:18 |
mithro | _florent_: The link is up, but I'm not seeing any arp responses | 08:18 |
_florent_ | mithro: ok i need to have a closer look. I tested if on others targets recently but not on Arty | 08:19 |
xobs | Is there any documentation on how to use litex_sim? I'm having to patch Makefiles to add `-I/opt/miniconda3/include` and `-L/opt/miniconda3/lib`, and I feel that's the wrong way to do it. | 08:23 |
_florent_ | xobs: litex_sim is simular to others designs, just that it uses Verilator as a backend for the simulation | 08:28 |
_florent_ | xobs: so you just need to install Verilator + libevent-dev libjson-c-dev (on Ubuntu) | 08:29 |
xobs | _florent_: I see. I had to patch a bunch of files to add the miniconda3 include and library files, and now it's asking me for my password. | 08:29 |
xobs | Does this use tun/tap, then? | 08:29 |
_florent_ | xobs: this is explained in: https://github.com/enjoy-digital/litex#quick-start-guide-for-advanced-users | 08:29 |
tpb | Title: GitHub - enjoy-digital/litex: Build your hardware, easily! (at github.com) | 08:29 |
_florent_ | when adding ethernet, it request the password yes to create the ethernet tap | 08:30 |
xobs | I see. Then this won't work under WSL :( | 08:30 |
_florent_ | but for a first test, you can just execute litex_sim | 08:30 |
xobs | With my patches, I get a teminal. Yay! | 08:31 |
xobs | But TUN isn't implemented under WSL :( | 08:32 |
_florent_ | xobs: in fact we are using https://github.com/enjoy-digital/tapcfg | 08:33 |
tpb | Title: GitHub - enjoy-digital/tapcfg: tapcfg (at github.com) | 08:33 |
_florent_ | xobs: so it should work with WSL | 08:33 |
_florent_ | but not sure i tested | 08:34 |
xobs | `Error opening device /dev/net/tun: No such file or directory` | 08:35 |
_florent_ | too bad, litex_sim would have been very useful for adding ethernet support to wishbone-tool | 08:38 |
_florent_ | xobs: What's your prefered board to test Etherbone? NeTV2? i could prepare a design for it if you want | 08:39 |
xobs | I'm at LCA, and Tim has an Arty here that's easiest to test with. | 08:41 |
mithro | _florent_: I'm probably doing something stupid with this arty config | 08:45 |
mithro | I managed to just get one reply then... | 08:50 |
mithro | 18:46:28.510005 ARP, Reply 192.168.1.50 is-at 10:e2:d5:00:00:00 (oui Unknown), length 46 | 08:50 |
*** CarlFK has quit IRC | 13:31 | |
*** CarlFK1 has joined #litex | 14:05 | |
*** flammit has quit IRC | 17:34 | |
*** flammit has joined #litex | 17:35 | |
*** scanakci has quit IRC | 18:31 | |
*** sorear has quit IRC | 18:31 | |
*** key2 has quit IRC | 18:32 | |
*** mithro has quit IRC | 18:32 | |
*** _florent_ has quit IRC | 18:32 | |
*** daveshah has quit IRC | 18:32 | |
*** flammit has quit IRC | 18:32 | |
*** key2 has joined #litex | 18:33 | |
*** _florent_ has joined #litex | 18:34 | |
*** sorear has joined #litex | 18:36 | |
*** daveshah has joined #litex | 18:38 | |
*** mithro has joined #litex | 18:39 | |
*** _florent_ has quit IRC | 18:42 | |
*** sorear has quit IRC | 18:42 | |
*** sorear has joined #litex | 19:00 | |
*** sorear has quit IRC | 19:08 | |
*** _florent_ has joined #litex | 20:36 | |
*** CarlFK1 has quit IRC | 21:14 | |
*** futarisIRCcloud has quit IRC | 21:31 | |
*** CarlFK has joined #litex | 22:48 | |
*** flammit has joined #litex | 23:29 |
Generated by irclog2html.py 2.13.1 by Marius Gedminas - find it at mg.pov.lt!